IP Library Granted Patent US 7,808,837
Granted Patent B2
US 7,808,837 · App. 12/182,782 · Granted Oct 5, 2010

Non-volatile memory control device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,808,837
App. No.
12/182,782
Granted
Oct 5, 2010
Kind
B2
Abstract

A memory controller outputs an additional writing instruction to one of a plurality of non-volatile memories arbitrarily selected via a writing instruction output unit when a signal which rejects a writing operation is not outputted from writing controllers of the plurality of non-volatile memories for a certain period of time, and outputs a temporary writing instruction to another non-volatile memory at least once via the writing instruction output unit by the time when the additional writing operation is completed in the arbitrary non-volatile memory.

Claims (12)

1. A non-volatile memory control device comprising:

a non-volatile memory; and

a memory controller for controlling a writing operation in the non-volatile memory, wherein

the non-volatile memory comprises:

a writing operation selector for selecting one of a first writing operation in which a data is written in a memory cell array within a first writing time in response to reception of a first writing command and a second writing operation in which the data is written in the memory cell array within a second writing time in response to receipt of a second writing command; and

a writing controller for outputting a signal that rejects the writing operation to the memory controller when the first or second writing operation is currently carried out and outputting a signal that allows the writing operation to the memory controller when neither the first writing operation nor the second writing operation is currently carried out, and

the first writing time is shorter than the second writing time, and

the memory controller outputs the first writing command or the second writing command to the writing operation selector as far as the writing operation is allowed by the writing controller, and the memory controller does not output the first writing command or the second writing command to the writing operation selector in the case where the writing operation is currently rejected by the writing controller.

2. The non-volatile memory control system as claimed in claim 1 , wherein

the non-volatile memory further comprises a writing status indicator for storing a writing status to indicate whether the first writing operation is completed or the second writing operation is completed, for each memory block in the memory cell array of the non-volatile memory.

3. The non-volatile memory control system as claimed in claim 2 , wherein

the memory controller further comprises a writing status confirming device for confirming the writing status stored in the writing status indicator by discretionary timings.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2018
From: PANASONIC CORPORATION
To: CETUS TECHNOLOGIES INC.
Reel/Frame 047855/0799 →
CHANGE OF NAME Recorded Mar 6, 2009
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 022363/0306 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2008
From: MISUMI, KENJI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 021578/0536 →