IP Library Granted Patent US 8,254,161
Granted Patent B2
US 8,254,161 · App. 12/195,555 · Granted Aug 28, 2012

Device that can be rendered useless and method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,254,161
App. No.
12/195,555
Granted
Aug 28, 2012
Kind
B2
Abstract

In one form a device having an integrated circuit is rendered useless by providing a piezo element coupled to a voltage terminal of the integrated circuit of the device. A render useless signal is generated by any of several ways. The piezo element, in response to the render useless signal, renders in any one of several ways the device to be rendered useless. The piezo element, when disturbed, generates a voltage which is provided to the voltage terminal of the integrated circuit, the voltage being sufficiently high to render useless at least a portion of the integrated circuit. In other forms the render useless signal renders MRAM circuitry within the device useless by moving a magnetic field across the MRAM circuitry to vary resistance of memory reference cells. In one form the magnetic field is moved by spring-loading or pivoting a magnet that is released by the piezo element.

Claims (49)

1. A method for rendering a device containing a magnetoresistive random access memory (MRAM) useless, the method comprising:

receiving a render useless signal which indicates whether or not the device is to be rendered useless; and

in response to the render useless signal indicating that the device is to be rendered useless, creating a magnetic field, wherein

the magnetic field affects at least a reference cell of the MRAM to render the MRAM useless, and

said creating the magnetic field comprises releasing a spring, which, when released, physically moves a permanent magnet sufficiently close to the MRAM to affect at least the reference cell of the MRAM.

2. The method of claim 1 , wherein the magnetic field affecting the at least the reference cell of the MRAM comprises the magnetic field changing a resistance of the reference cell.

3. The method of claim 2 , wherein the magnetic field affecting the at least the reference cell of the MRAM further comprises the magnetic field changing resistances of a plurality of storage cells within the MRAM.

4. The method of claim 1 , wherein physically moving the permanent magnet is performed by a pivoting arm attached to the permanent magnet which pivots when the spring is released.

5. The method of claim 1 , wherein the releasing the spring comprises:

holding the spring with a piezo element; and

providing a voltage to the piezo element to compress the piezo element, wherein, in response to compressing the piezo element, the spring is released.

6. The method of claim 1 , further comprising:

generating the render useless signal in response to a low battery detect signal of the device.

7. The method of claim 1 , further comprising:

generating the render useless signal in response to a timer of the device reaching a predetermined time.

8. The method of claim 1 , further comprising:

generating the render useless signal in response to a command received via an antenna of the device.

9. An MRAM-containing device capable of being rendered useless, comprising:

an MRAM;

control logic which provides a render useless signal;

a conductive coil in close proximity with the MRAM; and

enable logic coupled to the conductive coil, which, in response to assertion of the render useless signal, enables current to run through the conductive coil to create a magnetic field which affects at least a reference cell of the MRAM to render the MRAM useless.

10. The MRAM-containing device of claim 9 , wherein the magnetic field changes a resistance of the reference cell.

11. The MRAM-containing device of claim 10 , wherein the magnetic field changes resistances of a plurality of storage cells within the MRAM.

12. The MRAM-containing device of claim 9 , further comprising:

low battery detection logic which provides a low battery detect signal, wherein the control logic asserts the render useless signal in response to assertion of the low battery detect signal.

13. The MRAM-containing device of claim 9 , further comprising:

a timer, wherein the control logic asserts the render useless signal in response to the timer reaching a predetermined time.

14. The MRAM-containing device of claim 9 , further comprising:

an antenna; and

a transceiver coupled to the antenna and the control logic, wherein the control logic asserts the render useless signal in response to a command received via the antenna and transceiver of the MRAM-containing device.

15. A method for rendering a device useless, comprising:

providing a piezo element coupled to a voltage terminal of an integrated circuit of the device;

receiving a render useless signal; and

disturbing the piezo element in response to the render useless signal indicating that the device is to be rendered useless, wherein the piezo element, when disturbed, generates a voltage which is provided to the voltage terminal of the integrated circuit, the voltage being sufficiently high to render useless at least a portion of the integrated circuit.

16. The method of claim 15 , further comprising:

generating the render useless signal in response to a low battery detect signal of the device.

17. The method of claim 15 , further comprising:

generating the render useless signal in response to a timer of the device reaching a predetermined time.

18. The method of claim 15 , further comprising:

generating the render useless signal in response to a command received via an antenna of the device.

19. The method of claim 15 , wherein rendering useless the at least a portion of the integrated circuit comprises rupturing gate oxides of transistors within the at least a portion of the integrated circuit.

20. The method of claim 15 , wherein the compressing the piezo element comprises:

releasing a mechanical actuator in response to the render useless signal indicating that the device is to be rendered useless, wherein, when released, the mechanical actuator disturbs the piezo element.

21. A device capable of being rendered useless, comprising:

an integrated circuit;

a piezo element coupled to a voltage terminal of the integrated circuit;

control logic which generates a render useless signal; and

a mechanical actuator which, in response to the render useless signal indicating that the device is to be rendered useless, is released in order to disturb the piezo element, wherein the piezo element, when disturbed, generates a voltage which is provided to the voltage terminal of the integrated circuit, the voltage being sufficiently high to destroy at least a portion of the integrated circuit.

Assignments (17)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NORTH STAR INNOVATIONS INC.
Reel/Frame 037694/0264 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0757 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Dec 9, 2008
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 021936/0772 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2008
From: BURCH, KENNETH R.; MOYER, WILLIAM C.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 021422/0320 →