IP Library Granted Patent US 7,759,138
Granted Patent B2
US 7,759,138 · App. 12/234,641 · Granted Jul 20, 2010

Silicon microchannel plate devices with smooth pores and precise dimensions

Assignee: Arradiance, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,759,138
App. No.
12/234,641
Granted
Jul 20, 2010
Kind
B2
Abstract

A method of fabricating a microchannel plate includes forming a plurality of pores in a silicon substrate. The plurality of pores is oxidized, thereby consuming silicon at surfaces of the plurality of pores and forming a silicon dioxide layer over the plurality of pores. At least a portion of the silicon dioxide layer is stripped, which reduces a surface roughness of the plurality of pores. A semiconducting layer can be deposited onto the surface of the silicon dioxide layer. The semiconducting layer is then oxidized, thereby consuming at least some of the polysilicon or amorphous silicon layer and forming an insulating layer. Resistive and secondary electron emissive layers are then deposited on the insulating layer by atomic layer deposition.

Claims (17)

1. A method of fabricating a silicon microchannel plate, the method comprising:

a. forming a plurality of pores in a silicon substrate;

b. oxidizing the plurality of pores, thereby consuming silicon at surfaces of the plurality of pores and forming a silicon dioxide layer over the plurality of pores;

c. stripping at least a portion of the silicon dioxide layer, thereby reducing a surface roughness of the plurality of pores;

d. depositing a film on a surface of the silicon dioxide layer; and

e. depositing resistive and secondary electron emissive layers on the deposited film.

2. The method of claim 1 wherein the plurality of pores are formed by at least one of reactive ion etching, reactive ion beam etching, and electrochemical etching.

3. The method of claim 1 wherein the deposited film on the surface of the silicon dioxide layer comprises a semiconducting film which is thermally oxidized to produce an insulating film.

4. The method of claim 1 wherein the deposited film on the surface of the silicon dioxide layer comprises an oxide of at least one element selected from of the group consisting of Al, Si, Zr, Hf, Ta, and Ti.

5. The method of claim 1 wherein the deposited film on the surface of the silicon dioxide layer comprises a nitride of at least one element selected from of the group consisting of Al, Si, Zr, Hf, Ta, and Ti.

6. The method of claim 1 wherein the emissive layer comprises an oxide of at least one element selected from of the group consisting of Al, Si, Mg, Sn, Ba, Ca, Sr, Sc, Y, La, Zr, Hf, Ta, Ti, V, Cs, B, Nb, Be, and Cr.

7. The method of claim 1 wherein the emissive layer comprises a nitride of at least one element selected of the group consisting of Al, Si, Mg, Sn, Ba, Ca, Sr, Sc, Y, La, Zr, Hf, Ta, Ti, V, Cs, B, Nb, Be, and Cr.

8. The method of claim 1 wherein the depositing the resistive layer on the oxide layer by atomic layer deposition comprises adjusting process parameters to achieve a desired current that replaces emitted electrons during operation.

9. The method of claim 1 wherein the depositing the secondary electron emissive layers on the oxide layer by atomic layer deposition comprises adjusting process parameters to maximize secondary electron efficiency.

10. The method of claim 1 wherein the depositing the resistive and secondary electron emissive layers on the deposited film by atomic layer deposition comprises depositing resistive and secondary electron emissive layers that improve lifetime of the microchannel plate.

11. The method of claim 1 wherein the deposited film on the surface of the silicon dioxide layer is deposited to achieve a desired sidewall shape.

12. The method of claim 1 wherein the depositing the resistive and the secondary electron emissive layers on the film comprises depositing the resistive and the secondary electron emissive layers on the film by atomic layer deposition.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 7, 2016
From: ARRADIANCE, INC.
To: ARRADIANCE, LLC
Reel/Frame 037432/0852 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 9, 2012
From: DEPAOLI, DAVID W.; KIGGANS, JAMES O., JR.; TSOURIS, COSTAS
To: UT-BATTELLE, LLC
Reel/Frame 027500/0190 →
CONFIRMATORY LICENSE Recorded Jul 12, 2010
From: ARRADIANCE INC.
To: DARPA
Reel/Frame 024664/0416 →
SECURITY AGREEMENT Recorded Jun 8, 2010
From: ARRADIANCE, INC.
To: CLAY, LANDON T., MR.
Reel/Frame 024492/0834 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2009
From: BEAULIEU, DAVID; SULLIVAN, NEAL T.
To: ARRADIANCE, INC.
Reel/Frame 022097/0520 →
Continuity (1)
Related Publication 20100075445A1 · Mar 25, 2010