IP Library Granted Patent US 7,952,120
Granted Patent B2
US 7,952,120 · App. 12/244,142 · Granted May 31, 2011

Semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,952,120
App. No.
12/244,142
Granted
May 31, 2011
Kind
B2
Abstract

Provided are embodiments of a semiconductor device having bit lines and bit bar lines. The bit lines and the bit bar lines are arranged in alternate succession across a substrate. At least two of proximate bit lines, bit line bars, power lines, and ground lines of the semiconductor device are formed on different layers, in order to reduce defects due to particles between lines, and increase yield.

Claims (12)

1. A semiconductor device comprising:

a first dielectric on a substrate;

a first grouping of lines comprising bit lines on the first dielectric;

a first connecting pattern between the hit lines on the first dielectric;

a second dielectric on the first grouping of lines and the first connecting pattern;

a first via pattern in the second dielectric and connected to the first connecting pattern; and

a second grouping of lines comprising bit bar lines on the second dielectric,

wherein the first via pattern is connected to each bit bar line of the second grouping of lines,

wherein a bit line of the first grouping is in alternate succession with a bit bar line of the second grouping.

2. The semiconductor device according to claim 1 , wherein the first grouping of lines comprises bit lines only, and the second grouping of lines comprises bit bar lines only.

3. The semiconductor device according to claim 2 , further comprising a first contact pattern in the first dielectric connected to each bit line of the first grouping of lines.

4. The semiconductor device according to claim 2 , further comprising a second contact pattern in the first dielectric and connected to the first connecting pattern.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2021
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE LTD.
Reel/Frame 057336/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: MARVELL TECHNOLOGY CAYMAN I
To: CAVIUM INTERNATIONAL
Reel/Frame 057279/0519 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2021
From: INPHI CORPORATION
To: MARVELL TECHNOLOGY CAYMAN I
Reel/Frame 056649/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2017
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 041375/0023 →
CORRECTIVE ASSIGNMENT TO CORRECT REMOVE PATENT NO. 878209 FROM EXHIBIT B PREVIOUSLY RECORDED AT REEL: 034009 FRAME: 0157. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 24, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034087/0097 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034009/0157 →