IP Library Granted Patent US 7,902,669
Granted Patent B2
US 7,902,669 · App. 12/255,052 · Granted Mar 8, 2011

Semiconductor device and method for manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,902,669
App. No.
12/255,052
Granted
Mar 8, 2011
Kind
B2
Abstract

A semiconductor device includes a pattern layer formed on and/or over a semiconductor substrate, a fluorine-diffusion barrier layer containing a silicon-doped silicon oxide formed on and/or over the pattern layer, and an interlayer dielectric layer containing fluorine formed on and/or over the fluorine-diffusion barrier layer.

Claims (13)

1. A semiconductor device comprising:

a pattern layer formed over a semiconductor substrate;

a fluorine-diffusion barrier layer containing a silicon-doped oxide material formed over the pattern layer; and

an interlayer dielectric layer containing fluorine formed over the fluorine-diffusion barrier layer.

2. The semiconductor device of claim 1 , wherein the fluorine-diffusion barrier layer has a thickness in a range between approximately 250 Å to 350 Å.

3. The semiconductor device of claim 1 , further comprising an insulating layer composed of silicon oxide (SiO 2 ) formed between the semiconductor substrate and the pattern layer.

4. The semiconductor device of claim 1 , wherein the pattern layer comprises a metal pattern layer.

5. The semiconductor device of claim 4 , wherein the metal pattern layer comprises one of aluminum (Al), tungsten (W), and copper (Cu).

6. The semiconductor device of claim 1 , wherein the pattern layer comprises an insulating pattern layer.

7. The semiconductor device of claim 6 , wherein the insulating pattern layer comprises tetra ethyl ortho silicate (TEOS).

8. The semiconductor device of claim 1 , wherein the silicon-doped oxide material comprises silicon oxide (SiO 2 ).

9. The semiconductor device of claim 1 , wherein the silicon doped oxide material is also doped with nitrogen ions.

10. The semiconductor device of claim 1 , wherein the interlayer dielectric (ILD) layer comprises fluorinated silicon oxide (SiOF).

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2021
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE LTD.
Reel/Frame 057336/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: MARVELL TECHNOLOGY CAYMAN I
To: CAVIUM INTERNATIONAL
Reel/Frame 057279/0519 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2021
From: INPHI CORPORATION
To: MARVELL TECHNOLOGY CAYMAN I
Reel/Frame 056649/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 3, 2017
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 041465/0222 →
CORRECTIVE ASSIGNMENT TO CORRECT REMOVE PATENT NO. 878209 FROM EXHIBIT B PREVIOUSLY RECORDED AT REEL: 034009 FRAME: 0157. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 24, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034087/0097 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034009/0157 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 21, 2008
From: HWANG, JONG-TAEK
To: DONGBU HITEK CO., LTD.
Reel/Frame 021713/0308 →