IP Library Granted Patent US 7,675,155
Granted Patent B2
US 7,675,155 · App. 12/262,927 · Granted Mar 9, 2010

Carrier structure stacking system and method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,675,155
App. No.
12/262,927
Granted
Mar 9, 2010
Kind
B2
Abstract

The present invention provides a system and method for selectively stacking and interconnecting leaded packaged integrated circuit devices with connections between the feet of leads of an upper IC and the upper shoulder of leads of a lower IC while conductive transits that implement stacking-related intra-stack connections between the constituent ICs are implemented in multi-layer interposers or carrier structures oriented along the leaded sides of the stack, with selected ones of the conductive transits electrically interconnected with other selected ones of the conductive transits.

Claims (27)

1. A circuit module, comprising:

a first packaged integrated circuit having a first plurality of leads emergent therefrom;

a second packaged integrated circuit having a second plurality of leads emergent therefrom; and

an interposer disposed between and in contact with the first plurality of leads and the second plurality of leads, the interposer comprising:

a first set of connective elements disposed along a first surface of the interposer and in contact with selected leads of the first plurality of leads;

a second set of connective elements disposed along a second surface of the interposer and in contact with selected leads of the second plurality of leads;

a first conductive path that provides electrical communication between a connective element of the first set of connective elements and a connective element of the second set of connective elements;

a second conductive path that provides electrical communication between connective elements of the first set of connective elements and a connective element of the second set of connective elements, wherein the second conductive path comprises a trace that interconnects capture pads and that is orthogonal to the first conductive path.

2. An interposer for providing electrical communication between leads in a module of stacked leaded packaged integrated circuits, the interposer comprising:

a multi-layer printed circuit board defining first and second surfaces;

a first set of connective elements disposed along the first surface;

a second set of connective elements disposed along the second surface;

a first conductive path that provides electrical communication between a connective element of the first set of connective elements and a connective element of the second set of connective elements, the first conductive path orthogonal to the first and second surfaces;

a second conductive path that provides electrical communication between connective elements of the first set of connective elements and a connective element of the second set of connective elements, a portion of the second conductive path parallel to the first and second surfaces wherein the second conductive path comprises a trace that interconnects capture pads and that is orthogonal to the first conductive path, wherein the trace and the capture pads are disposed between layers of the multi-layer printed circuit board.

3. An interposer for providing electrical communication between leads in a module of stacked leaded packaged integrated circuits, the interposer comprising:

a multi-layer printed circuit board defining first and second surfaces;

a first set of connective elements disposed along the first surface;

a second set of connective elements disposed along the second surface;

a first conductive path that provides electrical communication between a connective element of the first set of connective elements and a connective element of the second set of connective elements, the first conductive path orthogonal to the first and second surfaces;

a second conductive path that provides electrical communication between connective elements of the first set of connective elements and a connective element of the second set of connective elements, a portion of the second conductive path parallel to the first and second surfaces wherein the second conductive path further comprises a blind via that provides electrical communication between one of the connective elements of the first set of connective elements and a capture pad.

4. The interposer of claim 2 , further comprising a third conductive path that provides electrical communication between connective elements of the first set of connective elements and a connective element of the second set of connective elements different than the connective elements in electrical communication through the second conductive path.

5. An interposer for providing electrical communication between leads in a module of stacked leaded packaged integrated circuits, the interposer comprising:

a multi-layer printed circuit board defining first and second surfaces;

a first set of connective elements disposed along the first surface;

a second set of connective elements disposed along the second surface;

a first conductive path that provides electrical communication between a connective element of the first set of connective elements and a connective element of the second set of connective elements, the first conductive path orthogonal to the first and second surfaces;

a second conductive path that provides electrical communication between connective elements of the first set of connective elements and a connective element of the second set of connective elements, a portion of the second conductive path parallel to the first and second surfaces wherein a connective element disposed on one of the first and second surfaces is electrically isolated from other connective elements.

Assignments (7)
MERGER Recorded Dec 27, 2015
From: OVID DATA CO. LLC
To: TAMIRAS PER PTE. LTD., LLC
Reel/Frame 037373/0481 →
CORRECTION TO THE RECORDATION COVER SHEET OF THE ASSIGNMENT DOCUMENT RECORDED ON REEL/FRAME 021777/0479. THE NAME OF THE ASSIGNEE IS STAKTEK GROUP L.P. Recorded Feb 27, 2013
From: PARTRIDGE, JULIAN
To: STAKTEK GROUP L.P.
Reel/Frame 029883/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 2, 2012
From: ENTORIAN TECHNOLOGIES INC.
To: OVID DATA CO. LLC
Reel/Frame 029389/0672 →
CHANGE OF NAME Recorded Dec 2, 2012
From: STAKTEK GROUP, L.P.
To: ENTORIAN TECHNOLOGIES L.P.
Reel/Frame 029395/0958 →
MERGER Recorded Oct 25, 2012
From: ENTORIAN TECHNOLOGIES L.P.
To: ENTORIAN GP LLC
Reel/Frame 029195/0048 →
MERGER Recorded Oct 25, 2012
From: ENTORIAN GP LLC
To: ENTORIAN TECHNOLOGIES INC.
Reel/Frame 029195/0114 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 3, 2008
From: PARTRIDGE, JULIAN
To: ENTORIAN TECHNOLOGIES, LP
Reel/Frame 021777/0479 →