IP Library Granted Patent US 9,758,907
Granted Patent B2
US 9,758,907 · App. 12/284,440 · Granted Sep 12, 2017

Method and apparatus for attaching chip to a textile

Inventors: David Graumann (Portland, OR); David Bruneau (Beaverton, OR)
Assignee: Intel Corporation
D03J1/00D03D1/0088D03D15/00D03D15/02H05K1/038D10B2101/20D10B2201/02D10B2211/02D10B2401/16D10B2503/04D10B2505/08H05K1/189H05K2201/029H05K2201/0281H05K2201/10977Y10T29/49117Y10T29/5313
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,758,907
App. No.
12/284,440
Granted
Sep 12, 2017
Kind
B2
Abstract

Embodiments disclosed herein provide approaches for attaching scan control and other electronic chips to textiles, e.g., on a loom as part of a real-time manufacturing process.

Claims (11)

1. An apparatus, comprising:

a first chip package portion of a chip package to be mounted to a textile, said first chip package portion having a connector with a first set of pads having gaps between the pads and a second set of pads to overlap the gaps of the first set of pads, in which the first chip package portion is to be mounted to a second chip package portion from an opposite side of the textile.

2. The apparatus of claim 1 , in which the first and second sets of pads include more pads than are to be coupled to wires in the textile.

3. The apparatus of claim 1 , in which the first chip package portion comprises a switch circuit to route selected ones of the first and second groups of pads to signal nodes.

4. The apparatus of claim 3 , in which the first chip package portion comprises a supply reference detect circuit to provide supply references from the first and second groups of pads.

5. The apparatus of claim 1 , in which the first set of pads are leading edge pads.

6. The apparatus of claim 1 , in which the first chip package portion comprises access ports for cutting wires to be mounted to the pads.

7. The apparatus of claim 1 , in which the first chip package and the second chip package portion are to be initially mechanically joined followed by a more secure joining.

8. An apparatus, comprising:

an electronic module package to mount to a textile, the electronic module package having first and second chip package portions, the first chip package portion having redundant pads for connection to wires in the textile, in which the first chip package portion and the second chip package portion mount to one another from opposite sides of the textile.

9. The apparatus of claim 8 , in which the redundant pads comprise a first group of aligned pads and a second group of aligned pads, wherein at least some of the pads in the second group overlap gaps between at least some of the pads in the first group.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2011
From: GRAUMANN, DAVID; BRUNEAU, DAVID
To: INTEL CORPORATION
Reel/Frame 026841/0267 →
Continuity (1)
Related Publication 20100071205A1 · Mar 25, 2010