IP Library Granted Patent US 9,142,440
Granted Patent B2
US 9,142,440 · App. 12/315,417 · Granted Sep 22, 2015

Carrier structure for stacked-type semiconductor device, method of producing the same, and method of fabricating stacked-type semiconductor device

Inventors: Masanori Onodera (Tokyo, JP); Kouichi Meguro (Tokyo, JP); Junichi Kasai (Kanagawa, JP); Yasuhiro Shinma (Kanagawa, JP); Koji Taya (Kanagawa, JP); Junji Tanaka (Tokyo, JP)
Assignee: Cypess Semiconductor Corporation
H01L21/6835H01L21/67336H01L25/105H01L25/50H01L25/0657H01L2224/32145H01L2225/06513H01L2225/1023H01L2225/1058H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,142,440
App. No.
12/315,417
Granted
Sep 22, 2015
Kind
B2
Abstract

A method of producing a carrier structure for fabricating a stacked-type semiconductor device includes laminating thin plates for a lower carrier associated with an upper carrier. The method includes forming openings in the thin plates by etching or electric discharge machining. The lower carrier includes a magnet that is buried therein and the magnet maintains contact between the lower carrier and the upper carrier. A thin plate of the laminated thin plates is provided on each opposing surface of the magnet. The lower carrier further includes multiple magnets arranged around a periphery of the lower carrier and through a center region of the lower carrier that is between magnets on the periphery.

Claims (30)

1. A method of producing a carrier structure for fabricating a stacked-type semiconductor device comprising the steps of:

laminating thin plates for a lower carrier associated with an upper carrier; and

forming openings in the thin plates by etching or electric discharge machining, wherein the lower carrier comprises a magnet that is buried therein, wherein the magnet maintains contact between the lower carrier and the upper carrier, and wherein a thin plate of the laminated thin plates is provided on each opposing surface of the magnet;

wherein the lower carrier further comprises a plurality of magnets arranged around a periphery of the lower carrier and through a center region of the lower carrier that is between magnets on the periphery.

2. The method for producing a carrier structure of claim 1 , wherein the magnet comprises samarium-cobalt.

3. The method for producing a carrier structure of claim 1 , wherein the lower carrier further comprises a thin film having an opening of area smaller than an outer size of a semiconductor package, and another thin film that is laminated on the thin film and has an opening of area larger than the outer size of the semiconductor package.

4. The method for producing a carrier structure of claim 3 , wherein the lower carrier further comprises clearance structures for corners of the semiconductor package, and wherein the clearance structures are arranged at corners of the openings of the lower carrier.

5. The method for producing a carrier structure of claim 4 , wherein the clearance structures are defined by some of the laminated thin plates.

6. The method for producing a carrier structure of claim 1 , wherein the openings of the lower carrier are arranged in rows and columns.

7. A method of producing a carrier structure for fabricating a stacked-type semiconductor device comprising the steps of:

laminating thin plates for a lower carrier associated with an upper carrier;

joining the thin plates by spot welding, wherein the lower carrier comprises a magnet that is buried therein, wherein the magnet maintains contact between the lower carrier and the upper carrier, and wherein a thin plate of the laminated thin plates is provided on each opposing surface of the magnet; and

providing positioning pins at two positions on the lower carrier, wherein the upper carrier engages with the lower carrier as defined by the positioning pins;

wherein the lower carrier further comprises a plurality of magnets arranged around a periphery of the lower carrier and through a center region of the lower carrier that is between magnets on the periphery.

8. The method for producing a carrier structure of claim 7 , wherein the magnet comprises samarium-cobalt.

9. The method for producing a carrier structure of claim 7 , wherein the lower carrier further comprises a thin film having an opening of area smaller than an outer size of a semiconductor package, and another thin film that is laminated on the thin film and has an opening of area larger than the outer size of the semiconductor package.

10. The method for producing a carrier structure of claim 9 , wherein the lower carrier further comprises clearance structures for corners of the semiconductor package, and wherein the clearance structures are arranged at corners of the openings of the lower carrier.

11. The method for producing a carrier structure of claim 10 , wherein the clearance structures are defined by some of the laminated thin plates.

12. The method for producing a carrier structure of claim 7 , wherein the lower carrier has openings arranged in rows and columns.

13. A method of fabricating a stacked-type semiconductor device comprising the steps of:

mounting first semiconductor packages of a lower carrier that has laminated thin plates and has first openings for mounting the first semiconductor packages, wherein the lower carrier comprises a magnet that is buried therein, and wherein a thin plate of the laminated thin plates is provided on each opposing surface of the magnet;

providing positioning pins at two positions on the lower carrier;

mounting second semiconductor packages on an upper carrier that has second openings for mounting the second semiconductor packages on the first semiconductor packages, wherein the magnet maintains contact between the lower carrier and the upper carrier, and wherein the upper carrier engages with the lower carrier as defined by the positioning pins; and

joining the first and second semiconductor packages by reflow;

wherein the lower carrier further comprises a plurality of magnets arranged around a periphery of the lower carrier and through a center region of the lower carrier that is between magnets on the periphery.

14. The method for producing a carrier structure of claim 13 , wherein the magnet comprises samarium-cobalt.

15. The method for producing a carrier structure of claim 13 , wherein the lower carrier further comprises a thin film having an opening of area smaller than an outer size of the first semiconductor packages, and another thin film that is laminated on the thin film and has an opening of area larger than the outer size of the semiconductor packages.

16. The method for producing a carrier structure of claim 15 , wherein the lower carrier further comprises clearance structures for corners of the semiconductor packages, and wherein the clearance structures are arranged at corners of the first openings of the lower carrier.

17. The method for producing a carrier structure of claim 16 , wherein the clearance structures are defined by some of the laminated thin plates.

18. The method for producing a carrier structure of claim 13 , wherein the first openings of the lower carrier are arranged in rows and columns.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 040911/0238 →
PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Recorded Aug 11, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 039708/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2015
From: ONODERA, MASANORI; MEGURO, KOUICHI; KASAI, JUNICHI; SHINMA, YASUHIRO; TAYA, KOJI; TANAKA, JUNJI
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036775/0054 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
Continuity (3)
Division 11214630 · Aug 30, 2005
Continuation PCTJP2004012476 · Aug 30, 2004
Related Publication 20090093085A1 · Apr 9, 2009