IP Library Granted Patent US 8,030,111
Granted Patent B2
US 8,030,111 · App. 12/326,355 · Granted Oct 4, 2011

Integration manufacturing process for MEMS device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,030,111
App. No.
12/326,355
Granted
Oct 4, 2011
Kind
B2
Abstract

A method for manufacturing an MEMS device is provided. The method includes steps of a) providing a first substrate having a concavity located thereon, b) providing a second substrate having a connecting area and an actuating area respectively located thereon, c) forming plural microstructures in the actuating area, d) mounting a conducting element in the connecting area and the actuating area, e) forming an insulating layer on the conducting element and f) connecting the first substrate to the connecting area to form the MEMS device. The concavity contains the plural microstructures.

Claims (31)

1. A method for manufacturing an MEMS device, comprising steps of:

a) providing a first substrate having a concavity located thereon;

b) providing a second substrate having a connecting area and an actuating area respectively located thereon;

c) forming plural microstructures in said actuating area;

d) mounting a conducting element in said connecting area and said actuating area;

e) forming an insulating layer on said conducting element; and

f) connecting said first substrate to said connecting area to form said MEMS device,

wherein said concavity contains said plural microstructures.

2. The method as claimed in claim 1 , wherein said first substrate is one of a glass substrate and a quartz substrate.

3. The method as claimed in claim 1 , wherein said concavity, said connecting area, and said actuating area are respectively formed by etching.

4. The method as claimed in claim 1 , wherein said plural microstructures comprise a testing microstructure.

5. The method as claimed in claim 4 further comprising a step of:

g) determining a property of said MEMS device according to a result obtained by testing a performance of said testing microstructure with a testing system.

6. The method as claimed in claim 5 , wherein said testing system is a Doppler measuring device.

7. The method as claimed in claim 4 , wherein said testing microstructure is an airtightness testing component.

8. The method as claimed in claim 4 , wherein said testing microstructure is one of a mirror and a cantilever.

9. The method as claimed in claim 1 , wherein said conducting element is made of one of a metal and a polysilicon layer.

10. The method as claimed in claim 1 , wherein said second substrate is a silicon chip.

11. The method as claimed in claim 1 , wherein said step f) further comprises steps of :

f1) forming a metal connecting layer on said insulating layer; and

f2) heating said metal connecting layer for connecting said first substrate to said connecting area.

12. The method as claimed in claim 11 , wherein said metal connecting layer is an aurum/indium layer.

13. The method as claimed in claim 11 , wherein said step f2) is performed by one of a micromachining and a laser.

14. A method for manufacturing an MEMS device, comprising steps of:

a) forming a cover;

b) forming plural microstructures on a substrate, wherein said plural microstructures comprise a testing microstructure;

c) locating a conducting element on said substrate for controlling said plural microstructures, said conducting element connects to said plural microstructures;

d) forming an insulating layer on said conducting element; and

e) connecting said cover to said substrate for forming said MEMS device, wherein said cover covers said plural microstructures.

15. The method as claimed in claim 14 , wherein said cover comprises a concavity for containing said plural microstructures.

16. The method as claimed in claim 14 , wherein said testing microstructure is formed by a Hybrid Surface and Bulk Micromachining (HSBM).

Assignments (5)
CHANGE OF NAME Recorded Nov 19, 2025
From: TESSERA ADVANCED TECHNOLOGIES, INC.
To: ADEIA SEMICONDUCTOR ADVANCED TECHNOLOGIES INC.
Reel/Frame 073635/0304 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2017
From: GREDMANN TAIWAN LTD.
To: TESSERA ADVANCED TECHNOLOGIES, INC.
Reel/Frame 044442/0960 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 3, 2014
From: WALSIN LIHWA CORPORATION
To: GREDMANN TAIWAN LTD.
Reel/Frame 033017/0228 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 2, 2008
From: WU, MINGCHING; YANG, HSUEH-AN; LIN, HUNG-YI; FANG, WEILEUN
To: WALSIN LIHWA CORP.
Reel/Frame 021913/0461 →