IP Library Granted Patent US 8,410,497
Granted Patent B2
US 8,410,497 · App. 12/338,438 · Granted Apr 2, 2013

Semiconductor light emitting device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,410,497
App. No.
12/338,438
Granted
Apr 2, 2013
Kind
B2
Abstract

There is provided a semiconductor light emitting device that can easily dissipate heat, improve current spreading efficiency, and reduce defects by blocking dislocations occurring when a semiconductor layer is grown to thereby increase reliability. A semiconductor light emitting device including a substrate, a light emitting structure having an n-type semiconductor layer, an active layer, and a p-type semiconductor layer sequentially laminated, and an n-type electrode and a p-type electrode formed on the n-type semiconductor layer and the p-type semiconductor layer, respectively, according to an aspect of the invention may include: a metal layer formed in the n-type semiconductor layer and contacting the n-type electrode.

Claims (20)

1. A semiconductor light emitting device comprising:

a substrate;

a light emitting structure having a first n-type semiconductor layer, a second n-type semiconductor layer, an active layer, and a p-type semiconductor layer sequentially laminated;

an n-type electrode formed on an exposed upper portion of the second n-type semiconductor layer and a p-type electrode formed on the p-type semiconductor layer; and

a metal layer formed between the first n-type semiconductor layer and the second n-type semiconductor layer;

wherein the metal layer is extended to the exposed upper portion of the second n-type semiconductor layer and directly contacts the n-type electrode.

2. The semiconductor light emitting device of claim 1 , wherein the substrate comprises sapphire or spinel.

3. The semiconductor light emitting device of claim 1 , wherein the substrate comprises any one of SiC, Si, ZnO, GaAs, an GaN.

4. The semiconductor light emitting device of claim 1 , wherein the metal layer is in contact with the active layer.

5. The semiconductor light emitting device of claim 1 , wherein the metal layer comprises a pattern.

6. The semiconductor light emitting device of claim 5 , wherein the pattern is a striped pattern or a mesh pattern.

7. The semiconductor light emitting device of claim 1 , wherein the metal layer comprises a metal having a higher melting point than a growth temperature of a semiconductor forming the n-type semiconductor layer.

8. The semiconductor light emitting device of claim 7 , wherein the semiconductor is GaN, and the metal has a melting point of 1000° C. or higher.

9. The semiconductor light emitting device of claim 7 , wherein the metal includes at least one of Mo, Nb, Os, Re, Pd, W, Ta, Cr, Hf, Rh, and Zr.

10. The semiconductor light emitting device of claim 1 , wherein the metal layer has a multilayer structure.

11. The semiconductor light emitting device of claim 10 , wherein the metal layer has the multilayer structure including at least one layer formed of Cr.

12. The semiconductor light emitting device of claim 10 , wherein the metal layer has the multilayer including at least one layer formed of at least one of Mo, Nb, Os, Re, Pd, W, Ta, Cr, Hf, Rh, and Zr.

13. The semiconductor light emitting device of claim 10 , wherein at least one layer, located closest to the active layer, of the metal layer having the multilayer structure is formed of Rh.

14. The semiconductor light emitting device of claim 10 , wherein the metal layer having the multilayer structure comprises a first layer formed of Cr, a second layer formed of at least one of Mo, Nb, Os, Re, Pd, W, Ta, Cr, Hf, Rh, and Zr, and a third layer formed of Rh, the first, second, and third layers sequentially laminated.

15. The semiconductor light emitting device of claim 1 , further comprising a buffer layer between the substrate and the n-type semiconductor layer.

Assignments (3)
MERGER Recorded Aug 7, 2012
From: SAMSUNG LED CO., LTD.
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 028744/0272 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 22, 2010
From: SAMSUNG ELECTRO-MECHANICS CO., LTD.
To: SAMSUNG LED CO., LTD.
Reel/Frame 024723/0532 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2008
From: KANG, SANG WON; PARK, SEONG JU; CHO, JOO YOUNG; PARK, IL KYU; KIM, YONG CHUN; KIM, DONG JOON; OH, JEONG TAK; KIM, JE WON
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.; GWANGJU INSTITUTE OF SCIENCE AND TECHNOLOGY
Reel/Frame 022004/0262 →