IP Library › Granted Patent US 7,791,517
Granted Patent B2
US 7,791,517 · App. 12/346,083 · Granted Sep 7, 2010

Fully differential delta sigma modulator

Assignee: National Taiwan University
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,791,517
App. No.
12/346,083
Granted
Sep 7, 2010
Kind
B2
Abstract

A fully differential delta sigma modulator is provided. The fully differential delta sigma modulator has an integrator in which a comparator replaces an operational amplifier for decreasing power consumption. The integrator extends to a fully differential implementation with the addition of a common-mode feedback circuit for improving equivalent input and signal-to-noise ratio.

Claims (7)

1. A delta-sigma modulator comprising:

an integrator comprising a comparator, a common-mode feedback circuit, at least one charging current source and at least one discharging current resource, and generating a signal to balance the at least one charging current source with the at least one discharging current resource; and

a quantizer coupled to an output terminal of the integrator and converting an output signal to a digital output signal;

wherein the common-mode feedback circuit is a negative feedback circuit comprising an amplifier having a non-inverting input terminal and a pair of capacitors coupled to the non-inverting input terminal and stabilizing the output signal at a value of a common-mode voltage.

2. A delta-sigma modulator as claimed in claim 1 wherein the quantizer further comprises a comparator.

3. A delta-sigma modulator as claimed in claim 1 further comprising a digital-to-analog converter converting the digital output signal to an analog signal and feeding the analog signal back to the integrator.

4. A delta-sigma modulator as claimed in claim 3 further comprising an adder coupled to the integrator and the digital-to-analog converter, and operating the analog signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2008
From: LIU, SHEN-IUAN; HUANG, MU-CHEN
To: NATIONAL TAIWAN UNIVERSITY
Reel/Frame 022040/0765 →
Priority Claims (1)
TW 97131654 A · Aug 19, 2008 · national
Continuity (1)
Related Publication 20100045498A1 · Feb 25, 2010