IP Library Granted Patent US 7,940,808
Granted Patent B2
US 7,940,808 · App. 12/346,296 · Granted May 10, 2011

Communications system with symmetrical interfaces and associated methods

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,940,808
App. No.
12/346,296
Granted
May 10, 2011
Kind
B2
Abstract

A communications system includes a physical layer device (PLD) and a logical link device (LLD), each having respective send and receive interfaces being substantially identical to define symmetrical interfaces for the system. Accordingly, design and manufacturing is simplified compared to conventional systems. In addition, advantages are also provided in terms of loopback capability and packaging options. The PLD comprises a PLD send interface including PLD parallel information outputs, and a PLD receive interface including PLD parallel information inputs. Similarly, the LLD comprises an LLD receive interface including LLD parallel information inputs, and an LLD send interface including LLD parallel information outputs. Parallel communications channels connect the PLD information outputs to respective LLD information inputs, and connect the LLD information outputs to respective PLD information inputs. The PLD send interface and the LLD send interface are substantially identical, and the PLD receive interface and the LLD receive interface are substantially identical to thereby define the symmetrical interfaces for the system. In view of the symmetrical interfaces, the PLD and the LLD may operate in a push-push configuration. Deskewing features are also provided.

Claims (39)

1. A communications system comprising:

a physical layer device (PLD) comprising a PLD send interface including PLD parallel information outputs and at least one PLD control output, and a PLD receive interface including PLD parallel information inputs and at least one PLD control input;

a logical link layer device (LLD) comprising an LLD receive interface including LLD parallel information inputs, a deskewer for aligning received parallel information symbol strings, and at least one LLD control input, and an LLD send interface including LLD parallel information outputs and at least one LLD control output; and

parallel communications channels connecting said PLD information outputs to respective LLD information inputs, connecting said LLD information outputs to respective PLD information inputs, connecting said at least one PLD control output to a respective at least one LLD control input, and connecting said at least one LLD control outputs to a respective at least one PLD control input;

said PLD send interface and said LLD send interface being substantially identical, and said PLD receive interface and said LLD receive interface being substantially identical thereby permitting said PLD and said LLD to operate in a push-push configuration.

2. A communications system according to claim 1 wherein said LLD comprises an asynchronous transfer mode (ATM) device.

3. A communications system according to claim 1 wherein said PLD comprises one of a synchronous optical network (SONET) device and a synchronous digital hierarchy (SDH) device.

4. A communications system comprising:

a physical layer device (PLD) comprising a PLD send interface and a PLD receive interface;

a logical link layer device (LLD) comprising an LLD receive interface and an LLD send interface, wherein said LLD receive interface comprises a deskewer for aligning received parallel information symbol strings;

said PLD send interface and said LLD send interface being substantially identical, and said PLD receive interface and said LLD receive interface being substantially identical to thereby define symmetrical interfaces for the communications system.

5. A communications system according to claim 4 wherein said PLD and said LLD are operable in a push-push configuration.

6. A communications system according to claim 4 wherein said LLD comprises an asynchronous transfer mode (ATM) device.

7. A communications system according to claim 4 wherein said PLD comprises one of a synchronous optical network (SONET) device and a synchronous digital hierarchy (SDH) device.

8. A communications system according to claim 4 wherein said PLD send interface comprises a string-based framing coder for determining and appending a string-based framing code to each information symbol string of information symbol strings to be transmitted in parallel, each string-based framing code being based upon at least some of the information symbols in the respective information symbol string; and wherein said deskewer aligns said received parallel information symbol strings based upon the string-based framing codes.

9. A communications system according to claim 8 wherein each information symbol comprises a binary bit; and wherein said string-based coder comprises a cyclic redundancy checking (CRC) coder for determining and appending CRC codes to respective information bit strings.

10. A communications system according to claim 8 wherein said deskewer comprises a framer for framing the information symbol strings based upon the string-based framing codes.

11. A communications system according to claim 10 wherein said deskewer further comprises an aligner for aligning framed information symbol strings relative to one another and based upon the string-based framing codes.

12. A communications system according to claim 11 wherein each information symbol comprises a binary bit; and wherein said aligner comprises:

at least one first-in-first-out (FIFO) device connected to said framer for buffering framed information bit strings; and

a FIFO controller for aligning framed information bit strings during at least one of a writing and a reading phase of said at least one FIFO device and based upon the string-based framing codes.

13. A communications system according to claim 7 wherein communications channels are provided over electrical conductors.

14. A method for operating a communications system comprising a physical layer device (PLD) and a logical link layer device (LLD) connected by parallel communications channels, the PLD including a PLD send interface and a PLD receive interface, the LLD including an LLD receive interface connected to the PLD send interface, wherein said LLD receive interface comprises a deskewer for aligning received parallel information symbol strings, and the LLD also including an LLD send interface connected to the PLD receive interface, the PLD send interface and the MJD send interface being substantially identical, and the PLD receive interface and the LLD receive interface being substantially identical, the method comprising the step of: operating the PLD and the LLD in a push-push configuration.

15. A method according to claim 14 wherein the LLD comprises an asynchronous transfer mode (ATM) device.

16. A method according to claim 14 wherein the PLD comprises one of a synchronous optical network (SONET) device and a synchronous digital hierarchy (SDH) device.

17. A method according to claim 14 further comprising the step of providing the PLD send interface with a string-based framing coder for determining and appending a string-based framing code to each information symbol string of information symbol strings to be transmitted in parallel over respective parallel communications channels, each string-based framing code being based upon at least some of the information symbols in the respective infoimation symbol string; and wherein said deskewer aligns said received parallel information symbol strings based upon the string-based framing codes.

18. A method according to claim 17 wherein each information symbol comprises a binary bit; and wherein the string-based coder comprises a cyclic redundancy checking (CRC) coder for determining and appending CRC codes to respective information bit strings.

19. A method according to claim 17 wherein the deskewer comprises a framer for framing the information bit strings based upon the string-based framing codes.

20. A method according to claim 19 wherein the deskewer further comprises an aligner for aligning framed information bit strings relative to one another and based upon the string-based framing codes.

21. A method according to claim 20 wherein each information symbol comprises a binary bit; and wherein the aligner comprises:

at least one first-in-first-out (FIFO) device connected to the framer for buffering framed information bit strings; and

a FIFO controller for aligning framed information bit strings during at least one of a writing and a reading phase of the at least one FIFO device and based upon the string-based framing codes.

22. A method according to claim 14 further comprising the step of providing the LLD send interface with a string-based framing coder for determining and appending a string-based framing code to each information symbol string of information symbol strings to be transmitted in parallel over respective parallel communications channels, each string-based framing code being based upon at least some of the information symbols in the respective information symbol string; and further comprising the step of providing the PLD receive interface with a deskewer for aligning received parallel information symbol strings based upon the string-based framing codes.

23. A method according to claim 22 wherein each information symbol comprises a binary bit; and wherein the string-based coder comprises a cyclic redundancy checking (CRC) coder for determining and appending CRC codes to respective information bit strings.

24. A method according to claim 22 wherein the deskewer comprises a framer for framing the information symbol strings based upon the string-based framing codes.

25. A method according to claim 22 wherein the deskewer further comprises an aligner for aligning framed information symbol strings relative to one another and based upon the string-based framing codes.

26. A method according to claim 25 wherein each information symbol comprises a binary bit; and wherein the aligner comprises:

at least one first-in-first-out (FIFO) device connected to the framer for buffering framed information bit strings; and

a FIFO controller for aligning framed information bit strings during at least one of a writing and a reading phase of the at least one FIFO device and based upon the string-based framing codes.

Assignments (6)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2015
From: LSI CORPORATION
To: INTEL CORPORATION
Reel/Frame 035090/0477 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS AT REEL/FRAME NO. 32856/0031 Recorded Nov 18, 2014
From: DEUTSCHE BANK AG NEW YORK BRANCH
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 034286/0872 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2014
From: AGERE SYSTEMS LLC
To: LSI CORPORATION
Reel/Frame 034245/0655 →
CERTIFICATE OF CONVERSION Recorded Oct 19, 2014
From: AGERE SYSTEMS INC.
To: AGERE SYSTEMS LLC
Reel/Frame 034014/0846 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →