IP Library Patent Application 12353766
Patent Application
App. No. 12/353,766

METAL GATE DEVICE WITH REDUCED OXIDATION OF A HIGH-K GATE DIELECTRIC

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
12/353,766
Abstract

Embodiments of the invention provide a device with a metal gate, a high-k gate dielectric layer and reduced oxidation of a substrate beneath the high-k gate dielectric layer. An oxygen barrier, or capping, layer on the high-k gate dielectric layer and metal gate may prevent such oxidation during processes such as spacer formation and annealing of ion implanted regions.

Claims (15)

1 . A semiconductor device, comprising:

a substrate;

a high-k gate dielectric layer on the substrate;

a metal gate electrode on the high-k gate dielectric layer; and

a capping layer that is substantially free of oxygen and substantially seals a region between the high-k gate dielectric layer and the substrate from structures that comprise oxygen.

2 . The device of claim 1 , further comprising:

a first set of spacers on either side of the metal gate electrode;

a second set of spacers on either side of the first set of spacers; and

wherein the capping layer is between the first set of spacers and the second set of spacers.

3 . The device of claim 2 , wherein the second set of spacers have a bottom surface and the capping layer extends beneath the bottom surface of the second set of spacers.

4 . The device of claim 1 , further comprising a thin oxide layer between the high-k gate dielectric layer and the substrate and a first set of spacers on either side of the metal gate electrode, wherein the first set of spacers have a bottom surface and the thin oxide layer extends beneath the bottom surface of the first set of spacers.

5 . The device of claim 1 , wherein the capping layer comprises a nitride material.

6 . The device of claim 5 , wherein the capping layer has a thickness below about 75 angstroms.

7 . The device of claim 5 , wherein the capping layer comprises a material selected from the group consisting of 8-12% carbon-doped silicon nitride, stoichiometric silicon nitride and silicon carbide.

8 . The device of claim 2 , wherein the second set of spacers have a bottom surface and the capping layer extends beneath the bottom surface of the second set of spacers.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE US PATENT 10,592,626 SHOULD HAVE BEEN IDENTIFIED AS 10,593,626. PREVIOUSLY RECORDED ON REEL 060392 FRAME 0603. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 18, 2023
From: INTEL CORPORATION
To: DAEDALUS PRIME LLC
Reel/Frame 063695/0134 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 13, 2023
From: INTEL CORPORATION
To: DAEDALUS PRIME LLC
Reel/Frame 062746/0654 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2022
From: INTEL CORPORATION
To: DAEDALUS PRIME LLC
Reel/Frame 060392/0603 →