IP Library Granted Patent US 9,407,551
Granted Patent B2
US 9,407,551 · App. 12/361,636 · Granted Aug 2, 2016

Method of transferring data and corresponding device

Inventor: Ennio Salemi (Grenoble, FR)
Assignee: ST-Ericsson SA
H04L47/10G06Q20/40H04L47/17H04L47/39
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,407,551
App. No.
12/361,636
Granted
Aug 2, 2016
Kind
B2
Abstract

The method of transferring data between a first and a second set of elements via a switch that includes a set of paths each associated with a weighting coefficient representing a data stream for each path. The method includes a credit flow control between the first set of elements and the switch and a credit flow control between the switch and the second set of elements. An available credit coefficient is computed for each element of the first set on the basis of a credit allocated by each element of the second set and of the weighting coefficient of each path.

Claims (126)

1. A method of transferring data between a first and a second set of integrated circuits via a switch circuit including a set of paths each associated with a weighting coefficient representing a data stream for each path, the switch circuit also including inputs and outputs respectively associated with integrated circuits of the first and second sets, the method comprising:

credit flow controlling, by the switch circuit, between the first set of integrated circuits and the switch circuit and credit flow controlling between the switch circuit and the second set of integrated circuits, wherein credit flow controlling includes:

computing, via the switch circuit, an available credit coefficient for each integrated circuit of the first set on the basis of a credit allocated by each integrated circuit of the second set and of the weighting coefficient of each path; and

transmitting, by the switch circuit, the data based upon the computed available credit coefficient.

2. The method according to claim 1 , wherein a credit value is calculated, via the switch circuit, for each integrated circuit of the first set indicating the quantity of data that the switch circuit is authorized to receive from the first integrated circuit, the credit value being calculated on the basis of the credit coefficient computed and of a value representative of an amount of memory space available in the switch circuit to receive data originating from each integrated circuit of the first set of integrated circuits.

3. The method according to claim 2 , wherein the credit value is calculated by calculating a minimum value between the credit coefficient and the value representative of the available memory space.

4. The method according to claim 2 , wherein the credit value calculated is transmitted to each integrated circuit of the first set, and the transfer of the data between each integrated circuit of the first set and the switch circuit is performed as a function of the credit value calculated.

5. The method according to claim 1 , wherein the data are transmitted in the paths of the switch circuit as a function of a type of the data.

6. A device for transferring data between a first and a second set of integrated circuits, the device comprising:

a switch circuit including a set of paths each associated with a weighting coefficient representing a data stream for each path and comprising inputs and outputs respectively associated with integrated circuits of the first and of the second set;

the switch circuit configured to calculate an available credit coefficient for each integrated circuit of the first set on the basis of a credit allocated by each integrated circuit of the second set and of the weighting coefficient of each path and to transmit the data on the basis of the value of the credit coefficient calculated.

7. The device according to claim 6 , wherein the switch circuit calculates a credit value for each integrated circuit of the first set, indicating the quantity of data that the switch circuit is authorized to receive from the first integrated circuit, the credit value being calculated on the basis of the credit coefficient computed and of a value representative of an amount of memory space available in the switch circuit to receive data originating from each integrated circuit of the first set of integrated circuits.

8. The device according to claim 7 , wherein the switch circuit calculates the credit value on the basis of a minimum value between the credit coefficient and the value representative of the available memory space.

9. The device according to claim 8 , wherein the available credit coefficient for an input numbered i, i being an integer, is equal to:

OP

i

(

t

)

=

j

=

1

n

γ

ij

Δ

j

(

t

)

,

with γ ij (t)=1/α ij (t) if α ij (t)≠0 or γ ij (t)=0,

α u (t) being the flow coefficient for the input/output pair respectively numbered i and j, j being an integer between 1 and n,

and where

OP i (t) is the distribution parameter for the input numbered i,

n is the number of outputs of distribution, and

Δ j (t) is the quantity of data that it is possible to transfer from the output numbered j.

10. A telecommunication system comprising:

a printed circuit including a first and a second set of integrated circuits; and

a device for transferring data between the first and second set of integrated circuits, the device comprising:

a switch including a set of paths each associated with a weighting coefficient representing a data stream for each path and comprising inputs and outputs respectively associated with integrated circuits of the first and of the second set, and

the switch configured to calculate an available credit coefficient for each integrated circuit of the first set on the basis of a credit allocated by each integrated circuit of the second set and of the weighting coefficient of each path and to transmit the data on the basis of the value of the credit coefficient calculated.

11. The telecommunication system according to claim 10 , wherein the switch calculates a credit value for each integrated circuit of the first set, indicating the quantity of data that the switch is authorized to receive from the first integrated circuit, the credit value being calculated on the basis of the credit coefficient computed and of a value representative of an amount of memory space available in the switch to receive data originating from each integrated circuit of the first set of integrated circuits.

12. The telecommunication system according to claim 11 , wherein the switch calculates the credit value on the basis of a minimum value between the credit coefficient and the value representative of the available memory space.

13. The telecommunication system according to claim 12 , wherein the available credit coefficient for an input numbered i, i being an integer, is equal to:

OP

i

(

t

)

=

j

=

1

n

γ

ij

Δ

j

(

t

)

,

with γ ij (t)=1/α ij (t) if α ij (t)≠0 or γ ij (t)=0,

α ij (t) being the flow coefficient for the input/output pair respectively numbered i and j, j being an integer between 1 and n,

and where

OP i (t) is the distribution parameter for the input numbered i,

n is the number of outputs of distribution, and

Δ j (t) is the quantity of data that it is possible to transfer from the output numbered j.

14. A method of transferring data between a first and a second set of integrated circuits via a switch circuit including a set of paths, the switch circuit also including inputs and outputs respectively associated with integrated circuits of the first and second sets, the method comprising:

credit flow controlling, by the switch circuit, data transferred between the first set of integrated circuits and the switch circuit and data transferred between the switch circuit and the second set of integrated circuits, wherein credit flow controlling includes:

determining, by the switch circuit, an available credit coefficient for each integrated circuit of the first set based on a credit allocated by each integrated circuit of the second set and a likelihood for each path of the switch circuit that data dispatched on a corresponding input is dispatched to a corresponding output; and

transmitting, by the switch circuit, data on the set of paths based on the available credit coefficients so that data congestion between the first set and second set of integrated circuits is reduced.

15. The method according to claim 14 , wherein a credit value is calculated, via the switch circuit, for each integrated circuit of the first set indicating a quantity of data that the switch circuit is authorized to receive from each integrated circuit of the first set, the credit value being calculated based on the available credit coefficient and a value representative of an amount of memory space available in the switch circuit to receive data originating from each integrated circuit of the first set.

16. The method according to claim 15 , wherein the credit value is calculated by determining a minimum value between the available credit coefficient and the value representative of the available memory space.

17. The method according to claim 15 , wherein the credit value calculated is transmitted to each integrated circuit of the first set, and the transfer of the data between each integrated circuit of the first set and the switch circuit is performed as a function of the credit value.

18. The method according to claim 14 , wherein the data are transmitted in the paths of the switch circuit as a function of a type of the data.

19. A device for transferring data between a first set and a second set of integrated circuits, the device comprising:

a switch circuit including a set of paths, inputs and outputs, wherein the inputs and the outputs are respectively associated with the first set and the second set of integrated circuits, and each path includes a likelihood that data dispatched on a corresponding input is dispatched to a corresponding output, the switch circuit configured to:

determine an available credit coefficient for each integrated circuit of the first set based on a credit allocated by each integrated circuit of the second set and the likelihood of each path; and

transmit the data based on the available credit coefficients so that data congestion between the first set and second set of integrated circuits is reduced.

20. The device according to claim 19 , wherein the switch circuit is further configured to:

calculate a credit value for each integrated circuit of the first set, indicating a quantity of data that the switch circuit is authorized to receive from each integrated circuit of the first set, the credit value being calculated based on the available credit coefficient and a value representative of an amount of memory space available in the switch circuit to receive data originating from each integrated circuit of the first set.

21. The device according to claim 20 , wherein the switch circuit is further configured to:

calculate the credit value based on a minimum value between the available credit coefficient and the value representative of the available memory space.

22. The device according to claim 21 , wherein the available credit coefficient for an input numbered i, i being an integer, is equal to:

OP

i

(

t

)

=

j

=

1

n

γ

ij

Δ

j

(

t

)

,

with γ ij (t)=1/α ij (t) if α ij (t)≠0 or γ ij (t)=0,

α ij (t) being the flow coefficient for the input/output pair respectively numbered i and j, j being an integer between 1 and n,

and where

OP i (t) is the distribution parameter for the input numbered i,

n is the number of outputs of distribution, and

Δ j (t) is the quantity of data that it is possible to transfer from the output numbered j.

Assignments (4)
STATUS CHANGE-ENTITY IN LIQUIDATION Recorded Feb 2, 2016
From: ST-ERICSSON SA
To: ST-ERICSSON SA, EN LIQUIDATION
Reel/Frame 037739/0493 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 9, 2012
From: STMICROELECTRONICS SA
To: ST WIRELESS SA
Reel/Frame 029094/0809 →
CHANGE OF NAME Recorded Oct 9, 2012
From: ST WIRELESS SA
To: ST-ERICSSON SA
Reel/Frame 029094/0846 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 26, 2009
From: SALEMI, ENNIO
To: STMICROELECTRONICS SA
Reel/Frame 022454/0672 →
Priority Claims (1)
FR 08 50579 · Jan 30, 2008 · national
Continuity (1)
Related Publication 20090192939A1 · Jul 30, 2009