IP Library Granted Patent US 8,190,928
Granted Patent B2
US 8,190,928 · App. 12/392,674 · Granted May 29, 2012

Power-on detection circuit and microcontroller

Assignee: Fujitsu Semiconductor Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,190,928
App. No.
12/392,674
Granted
May 29, 2012
Kind
B2
Abstract

There is provided a power-on detection circuit including: a flip-flop circuit storing an indefinite value at the time of power-on and outputting plural-bit data; and a comparator comparing the plural-bit data output from the flip-flop circuit and a plural-bit fixed value and outputting a power-on detect flag depending on a comparison result thereof.

Claims (23)

1. A power-on detection circuit comprising:

a plural-bit flip-flop circuit storing an unknown value at the time of power-on and outputting plural-bit data; and

a comparator comparing the plural-bit data output from the plural-bit flip-flop circuit and a plural-bit fixed value and outputting a power-on detect flag depending on a comparison result thereof,

wherein the plural-bit flip-flop circuit inputs the same value data as the fixed value from a CPU to store when the power-on detect flag indicating that the data and the fixed value are inconsistent with each other is output from the comparator.

2. The power-on detection circuit according to claim 1 , wherein

as for the plural-bit fixed value, the number of bits of 1 and the number of bits of 0 are the same.

3. The power-on detection circuit according to claim 1 , wherein

at the time of power-on, the plural-bit flip-flop circuit outputs data based on the unknown value and the comparator outputs the power-on detect flag indicating that the data and the fixed value are inconsistent with each other.

4. A microcontroller comprising:

a power-on detection circuit; and

a CPU, and wherein

the power-on detection circuit comprises:

a plural-bit flip-flop circuit storing an unknown value at the time of power-on and outputting plural-bit data; and

a comparator comparing the plural-bit data output from the plural-bit flip-flop circuit and a plural-bit fixed value and outputting a power-on detect flag depending on a comparison result thereof, and

the CPU outputs the same value data as the fixed value to the plural-bit flip-flop circuit to store when the power-on detect flag indicating that the data and the fixed value are inconsistent with each other is input from the comparator.

5. The microcontroller according to claim 4 , wherein

as for the plural-bit fixed value, the number of bits of 1 and the number of bits of 0 are the same.

6. The microcontroller according to claim 4 , wherein

at the time of power-on, the plural-bit flip-flop circuit outputs data based on the unknown value and the comparator outputs the power-on detect flag indicating that the data and the fixed value are inconsistent with each other.

7. The microcontroller according to claim 4 , wherein

the CPU performs a reset process depending on the power-on detect flag when a reset signal is input.

8. The microcontroller according to claim 7 , wherein

at the time of reset, the CPU performs a process to turn security on when the power-on detect flag indicating that the data and the fixed value are inconsistent with each other is input, and the CPU performs a process to continue a security state before reset when the power-on detect flag indicating that the data and the fixed value are consistent with each other is input.

Assignments (10)
MERGER Recorded Nov 14, 2025
From: CYPRESS SEMICONDUCTOR CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 073571/0456 →
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST Recorded Dec 5, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 051209/0721 →
CORRECTIVE ASSIGNMENT TO CORRECT THE FOLLOWING NUMBERS 6272046,7277824,7282374,7286384,7299106,7337032,7460920,7519447 PREVIOUSLY RECORDED ON REEL 039676 FRAME 0237. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Oct 16, 2018
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING
Reel/Frame 047797/0854 →
SECURITY INTEREST Recorded Aug 15, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039676/0237 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036051/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL Recorded Dec 30, 2014
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 034715/0305 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2013
From: FUJITSU SEMICONDUCTOR LIMITED
To: SPANSION LLC
Reel/Frame 031205/0461 →
CHANGE OF NAME Recorded Jul 22, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024748/0328 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2009
From: SATO, SHUHEI; SATO, TAKASHI
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 022318/0117 →
Priority Claims (1)
JP 2008-162123 · Jun 20, 2008 · national
Continuity (1)
Related Publication 20090319764A1 · Dec 24, 2009