IP Library Granted Patent US 8,054,706
Granted Patent B2
US 8,054,706 · App. 12/407,560 · Granted Nov 8, 2011

Sensor protection using a non-volatile memory cell

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,054,706
App. No.
12/407,560
Granted
Nov 8, 2011
Kind
B2
Abstract

A method and apparatus for protecting an electrical device using a non-volatile memory cell, such as an STRAM or RRAM memory cell. In some embodiments, a memory element is connected in parallel with a sensor element, where the memory element is configured to be repetitively reprogrammable between a high resistance state and a low resistance state. The memory element is programmed to the low resistance state when the sensor element is in a non-operational state and reprogrammed to the high resistance state when the sensor element is in an operational state.

Claims (23)

1. A method comprising:

connecting a non-volatile memory element in parallel with a sensor element, the memory element configured to be repetitively reprogrammable between a high resistance state and a low resistance state;

programming the memory element to said low resistance state to place the sensor element in a non-operational state; and

reprogramming the memory element to said high resistance state to place the sensor element in an operational state.

2. The method of claim 1 , further comprising testing the sensor element while the sensor element is in the operational state.

3. The method of claim 1 , further comprising using the sensor element to transducer data from a storage medium while the sensor element is in the operational state.

4. The method of claim 1 , wherein a plurality of memory elements are connected in parallel with the sensor element.

5. The method of claim 1 , wherein the memory element is connected in series with a fuse.

6. The method of claim 1 , wherein the low resistance state of the memory element is a lower resistance than the sensor element.

7. The method of claim 1 , wherein multiple memory elements are connected in series with the sensor element.

8. The method of claim 1 , wherein the memory element is programmed to a low resistance state in response to a protection mode.

9. The method of claim 1 , wherein the memory element comprises a spin-torque transfer random access memory (STRAM) cell.

10. The method of claim 1 , wherein the memory element comprises a resistive random access memory (RRAM) cell.

11. An apparatus comprising a non-volatile memory element connected in parallel with a sensor element, the memory element configured to be repetitively reprogrammable between a high resistance state and a low resistance state, wherein the memory element is programmed to the low resistance state when the sensor element is in a non-operational state and reprogrammed to the high resistance state when the sensor element is in an operational state.

12. The apparatus of claim 11 , wherein the sensor comprises a read element of a data read/write transducer.

13. The apparatus of claim 11 , wherein the low resistance state of the memory element provides an energy discharge path for electrostatic discharge (ESD) and electrical overstress (EOS) events.

14. The apparatus of claim 11 , wherein a plurality of memory elements are connected in parallel with the sensor element.

15. The apparatus of claim 11 , wherein the memory element is connected in series with a fuse.

16. The apparatus of claim 11 , wherein the low resistance state of the memory element is a lower resistance than the sensor element.

17. The apparatus of claim 11 , wherein multiple memory elements are connected in series with the sensor element.

18. The apparatus of claim 11 , wherein the memory element is programmed to a low resistance state in response to a protection mode.

19. The apparatus of claim 11 , wherein the memory element comprises a spin-torque transfer random access memory (STRAM) cell.

20. The apparatus of claim 11 , wherein the memory element comprises a resistive random access memory (RRAM) cell.

Assignments (11)
RELEASE OF SECURITY INTEREST Recorded Jul 23, 2025
From: THE BANK OF NOVA SCOTIA
To: SEAGATE TECHNOLOGY PUBLIC LIMITED COMPANY; SEAGATE TECHNOLOGY; SEAGATE TECHNOLOGY HDD HOLDINGS; I365 INC.; SEAGATE TECHNOLOGY LLC; SEAGATE TECHNOLOGY INTERNATIONAL; SEAGATE HDD CAYMAN; SEAGATE TECHNOLOGY (US) HOLDINGS, INC.
Reel/Frame 072193/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2025
From: THE BANK OF NOVA SCOTIA
To: SEAGATE TECHNOLOGY US HOLDINGS, INC.; EVAULT, INC. (F/K/A I365 INC.); SEAGATE TECHNOLOGY LLC
Reel/Frame 070363/0903 →
RELEASE OF SECURITY INTEREST Recorded Jul 23, 2024
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: SEAGATE TECHNOLOGY LLC; EVAULT INC
Reel/Frame 068457/0076 →
RELEASE OF SECURITY INTEREST Recorded May 20, 2024
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: SEAGATE TECHNOLOGY LLC; EVAULT, INC. (F/K/A I365 INC.); SEAGATE TECHNOLOGY US HOLDINGS, INC.
Reel/Frame 067471/0955 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS Recorded Jul 19, 2013
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE
To: SEAGATE TECHNOLOGY LLC; EVAULT INC. (F/K/A I365 INC.); SEAGATE TECHNOLOGY INTERNATIONAL; SEAGATE TECHNOLOGY US HOLDINGS, INC.
Reel/Frame 030833/0001 →
SECURITY AGREEMENT Recorded Oct 15, 2012
From: SEAGATE TECHNOLOGY LLC; EVAULT, INC. (F/K/A I365 INC.); SEAGATE TECHNOLOGY US HOLDINGS, INC.
To: THE BANK OF NOVA SCOTIA, AS ADMINISTRATIVE AGENT
Reel/Frame 029127/0527 →
SECOND LIEN PATENT SECURITY AGREEMENT Recorded Oct 15, 2012
From: SEAGATE TECHNOLOGY LLC; EVAULT, INC. (F/K/A I365 INC.); SEAGATE TECHNOLOGY US HOLDINGS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 029253/0585 →
SECURITY AGREEMENT Recorded Mar 24, 2011
From: SEAGATE TECHNOLOGY LLC
To: THE BANK OF NOVA SCOTIA, AS ADMINISTRATIVE AGENT
Reel/Frame 026010/0350 →
RELEASE Recorded Jan 19, 2011
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: SEAGATE TECHNOLOGY HDD HOLDINGS; MAXTOR CORPORATION; SEAGATE TECHNOLOGY LLC; SEAGATE TECHNOLOGY INTERNATIONAL
Reel/Frame 025662/0001 →
SECURITY AGREEMENT Recorded May 15, 2009
From: MAXTOR CORPORATION; SEAGATE TECHNOLOGY LLC; SEAGATE TECHNOLOGY INTERNATIONAL
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT AND FIRST PRIORITY REPRESENTATIVE; WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE
Reel/Frame 022757/0017 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2009
From: GOLDMAN, PHILLIP MARK; BALAKRISHNAN, MURALIKRISHNAN
To: SEAGATE TECHNOLOGY LLC
Reel/Frame 022422/0813 →