IP Library Granted Patent US 7,830,207
Granted Patent B2
US 7,830,207 · App. 12/427,944 · Granted Nov 9, 2010

Amplifier circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,830,207
App. No.
12/427,944
Granted
Nov 9, 2010
Kind
B2
Abstract

A differential amplifier circuit 110 composed of an inverter is connected to the power supply voltage VCC and the ground voltage GND through a NMOS transistor 142 and a PMOS transistor 144 respectively. The NMOS transistor 142 is connected to the control signal terminal PS, and the PMOS transistor 144 is connected to control signal terminal PS through an inverter 150 . The NMOS transistor 142 and the PMOS transistor 144 are controlled such that they can be simultaneously cut off by a control signal from the control signal terminal PS. In this way, the power consumption of the amplifier is reduced.

Claims (16)

1. An amplifier circuit comprising:

a first switch circuit;

a second switch circuit; and

an amplifier connected to a first power supply voltage and a second power supply voltage through the first switch circuit and the second switch circuit respectively, the amplifier being composed of an inverter;

wherein the first and second switch circuits are configured such that they can be cut off simultaneously.

2. The amplifier circuit according to claim 1 , wherein the first and second switch circuit are CMOS transistors.

3. The amplifier circuit according to claim 2 , further comprising:

an input terminal for a control signal; and

an inverter connected to the input terminal;

wherein a gate of one of the first and second switch circuits is connected to the input terminal, and a gate of the other of the first and second switch circuits is connected to the input terminal through the inverter.

4. The amplifier circuit according to claim 1 , wherein the inverter comprises a negative feedback circuit.

5. The amplifier circuit according to claim 2 , wherein the inverter comprises a negative feedback circuit.

6. The amplifier circuit according to claim 3 , wherein the inverter comprises a negative feedback circuit.

7. The amplifier circuit according to claim 4 , wherein the amplifier is a differential amplifier being composed of two inverters.

8. The amplifier circuit according to claim 5 , wherein the amplifier is a differential amplifier being composed of two inverters.

9. The amplifier circuit according to claim 6 , wherein the amplifier is a differential amplifier being composed of two inverters.

Assignments (2)
CHANGE OF NAME Recorded Oct 26, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025193/0183 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2009
From: CHEN, JIA
To: NEC ELECTRONICS CORPORATION
Reel/Frame 022579/0989 →