IP Library Patent Application 12431781
Patent Application
App. No. 12/431,781

Method of Performing Serial Functions in Parallel

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
12/431,781
Abstract

A method for performing serial functions in parallel, where a datapath is divided into several independent stages, or pipeline stages, so that logical functions can be implemented in each pipeline stage concurrently. In an illustrative embodiment of the invention, a pipelined logic tree is described. This method allows for n-bits to be input to the system and n-bits to output from the system concurrently.

Claims (7)

1 . A method for performing serial functions in parallel, comprising:

(a) a datapath comprising n-bits, wherein said datapath is divided into a plurality of independent datapath stages, said plurality of independent datapath stages each comprising p-bits, said plurality of independent datapath stages further comprising at least one of a plurality of logic elements and at least one of a plurality of first memory elements,

(b) a plurality of logical functions, wherein said plurality of logical functions are concurrently performed by said logic elements of said plurality of independent datapath stages

(c) a plurality of result values produced from each of said plurality of logical functions, wherein each of said result values are stored in one of said plurality of first memory elements

(d) a plurality of second memory elements, wherein said result values stored in each of said plurality of first memory elements are output from the system into each of said plurality of second memory elements.

2 . The method of claim 1 , wherein said plurality of independent datapath stages are a plurality of pipeline stages.

3 . The method of claim 1 , wherein said plurality of logic elements, said plurality of first memory elements, and said plurality of second memory elements form a logic tree.

Assignments (8)
CHANGE OF NAME Recorded Oct 10, 2022
From: INTEL TECHNOLOGY OF CANADA, LTD.
To: INTEL TECHNOLOGY OF CANADA, ULC
Reel/Frame 061359/0223 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 10, 2022
From: INTEL TECHNOLOGY OF CANADA, ULC
To: INTEL CORPORATION
Reel/Frame 061368/0947 →
CHANGE OF NAME Recorded Aug 29, 2022
From: INTEL OF CANADA, LTD.
To: INTEL TECHNOLOGY OF CANADA, LTD.
Reel/Frame 061334/0500 →
MERGER AND CHANGE OF NAME Recorded Aug 29, 2022
From: ALTERA CANADA LTD.; INTEL OF CANADA, LTD.
To: INTEL OF CANADA, LTD.
Reel/Frame 060921/0206 →
CHANGE OF NAME Recorded Aug 29, 2022
From: ALTERA CANADA CO.
To: ALTERA CANADA LTD.
Reel/Frame 061333/0007 →
CHANGE OF NAME Recorded Jan 9, 2012
From: ALTERA NEWFOUNDLAND TECHNOLOGY CORP.
To: ALTERA CANADA CO.
Reel/Frame 027500/0519 →
CHANGE OF NAME Recorded Apr 26, 2011
From: AVALON MICROELECTONICS INC.
To: ALTERA NEWFOUNDLAND TECHNOLOGY CORP.
Reel/Frame 026181/0242 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2009
From: HAAS, WALLY
To: AVALON MICROELECTRONICS, INC.
Reel/Frame 023413/0228 →