IP Library Granted Patent US 8,148,962
Granted Patent B2
US 8,148,962 · App. 12/464,301 · Granted Apr 3, 2012

Transient load voltage regulator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,148,962
App. No.
12/464,301
Granted
Apr 3, 2012
Kind
B2
Abstract

Systems and methods providing for improved voltage regulation of a supply voltage for an integrated circuit are described herein. The voltage regulator circuit includes a feedback circuit coupled to a first current path and adapted to maintain a gate voltage of a feedback transistor substantially constant. A pass device is coupled to a second current path and adapted to receive a signal with a magnitude based on first and second currents supplied by first and second current sources to the second current path. In an embodiment, the first current is a substantially constant current and the second current has a magnitude based on a magnitude of the voltage at the feedback transistor gate and a magnitude of a voltage at an output of the voltage regulator circuit coupled to the pass device.

Claims (68)

1. A voltage regulator circuit integrated in an integrated circuit (IC) and adapted to provide a voltage from a power supply to a load under varying load conditions, comprising:

an input adapted to receive a voltage from said power supply;

an output adapted to be coupled to said load;

a feedback circuit coupled to a first current path and including a feedback transistor, wherein said feedback circuit is constructed to maintain a voltage at a gate of said feedback transistor substantially constant;

a first current supply circuit constructed to supply to a second current path a first current that is substantially constant;

a second current supply circuit coupled to said first current supply circuit, said gate of said feedback transistor, and said output of said voltage regulator circuit and constructed to supply a second current to said second current path with a magnitude based on said voltage at said gate of said feedback transistor and a voltage at said output of said voltage regulator circuit;

a pass device including a gate coupled to said second current path and adapted to receive a signal based on said current of said second current path and supply a load current to said load via said output of said voltage regulator circuit with a magnitude based on said signal;

wherein said second current supply circuit is adapted to, via said pass device, cause an increase in magnitude of said load current supplied to said output if a voltage at said output decreases and cause a decrease in magnitude of said load current supplied to said output if a voltage at said output increases; and

wherein said feedback circuit, said first current supply circuit, said second current supply circuit, and said pass device are integrated in an integrated circuit and referenced to said input of said voltage regulator circuit.

2. The voltage regulator circuit of claim 1 , wherein said second current supply circuit includes a replica transistor that includes a gate coupled to said gate of said feedback transistor, wherein a voltage at said gate of said replica transistor is based on a difference between a voltage at said gate of said feedback transistor and a voltage at said output of said voltage regulator circuit, and wherein said second current supply circuit is adapted to supply said second current with a magnitude based on said voltage at said gate of said replica transistor.

3. The voltage regulator circuit of claim 2 , wherein said replica transistor is an nmos transistor.

4. The voltage regulator circuit of claim 2 , wherein said second current supply circuit is constructed to supply said second current based on K(Vgate−Vout−Vth) 2 , wherein Vout is said voltage at said output of said voltage regulator circuit, Vgate is said voltage at said gate of said feedback transistor, and Vth is a threshold voltage of said replica transistor, and K is a positive constant.

5. The voltage regulator circuit of claim 2 , wherein said replica transistor is a pmos transistor.

6. The voltage regulator circuit of claim 2 , wherein said second current supply circuit is constructed to supply said second current based on K(Vout−Vgate−Vth) 2 , wherein Vout is said voltage at said output of said voltage regulator circuit, Vgate is said voltage at said gate of said feedback transistor, and Vth is a threshold voltage of said replica transistor, and K is a positive constant.

7. The voltage regulator circuit of claim 1 , wherein said second current supply circuit further comprises at least one stability capacitor arrangement.

8. The voltage regulator circuit of claim 7 , wherein said at least one stability capacitor arrangement has a capacitance of less than 30 pico-farads.

9. The voltage regulator of claim 1 , wherein said load current has a magnitude that is at least one order of magnitude greater than a magnitude of a current of said second current path.

10. The voltage regulator of claim 1 , wherein said load current has a magnitude of less than one amp, and wherein said current of said second current path has a magnitude of less than one milli-amp.

11. The voltage regulator of claim 1 , wherein said signal received at said pass device gate is a voltage.

12. A voltage regulator circuit integrated in an integrated circuit (IC) and adapted to provide a voltage from a power supply to a load under varying load conditions, comprising:

an input adapted to receive a voltage from said power supply, wherein said input includes a positive node and a negative node;

an output adapted to be coupled to said load;

a current mirror that includes

a first transistor coupled to a first current path that includes a gate constructed to receive a bias voltage and a first end coupled to said positive node;

a second transistor coupled to a second current path that includes a gate coupled to said gate of said first transistor; and

wherein said current mirror is operable to mirror a current of said first current path at said second current path;

a feedback circuit coupled to said first current path that includes:

a differential amplifier that includes a first input, a second input, and an output, wherein said differential amplifier is adapted to provide, at said output, an output voltage based on a difference between a voltage at said first input and a voltage at said second input, and wherein said first input is constructed to receive a reference voltage;

a feedback transistor that includes a gate, a first end, and a second end, wherein said first end is coupled to a second end of said first transistor of said current mirror, and wherein said second end is coupled to said negative node;

a voltage divider that includes a first end coupled to said second end of said first transistor of said current mirror and a second end coupled to said negative node;

wherein said second input of said differential amplifier is coupled to said voltage divider such that a voltage at said second input is based on a voltage across said first end and said second end of said feedback transistor, wherein said gate of said feedback transistor is coupled to said output of said differential amplifier; and

wherein said differential amplifier, said feedback transistor, and said voltage divider are constructed and arranged such that a voltage at said gate of said feedback transistor is maintained at a substantially constant magnitude;

a current source that includes a first end coupled to a second end of said second transistor of said current mirror and a second end coupled to said negative node, and wherein said current source is constructed to receive a first voltage reference based on a voltage at said gate of said feedback transistor and a second voltage reference based on a voltage at said output of said voltage regulator circuit and supply a second current to said second current path with a magnitude based on said first voltage reference and said second voltage reference;

a pass device that includes a first end coupled to said positive node, a second end constructed to be coupled to said load at said output of said voltage regulator circuit, and a gate coupled to said second end of said second transistor of said current mirror and said first end of said current source, wherein said gate of said pass device is adapted to receive a signal based on a magnitude of a current of said second current path;

wherein said current source is constructed to, if said second voltage reference increases in magnitude, cause a decrease said signal received at said gate of said pass device, and if said second voltage reference decreases in magnitude, cause an increase in a magnitude of said signal received at said gate of said pass device;

wherein said pass device is constructed to supply a load current to a load coupled to said output of said voltage regulator circuit with a magnitude based on said signal received at said gate of said pass device; and

wherein said current mirror, said feedback circuit, said current source, and said pass device are integrated in an integrated circuit.

13. The voltage regulator circuit of claim 12 , wherein said current source includes a replica transistor that includes a gate coupled to said gate of said feedback transistor, wherein a voltage at said gate of said replica transistor is based on a difference between a voltage at said gate of said feedback transistor and said output of said voltage regulator circuit, and wherein said current source is adapted to supply a current with a magnitude based on said signal received at said gate of said replica transistor.

14. A voltage regulator circuit integrated in an integrated circuit (IC) and adapted to provide a voltage from a power supply to a load integrated in the IC under selectively variable load conditions, comprising:

an input adapted to receive a voltage from said power supply;

an output adapted to be coupled to said load;

a first current path referenced to said input;

feedback means for maintaining a voltage at a gate of a feedback transistor substantially constant;

first current supply means for supplying to a second current path referenced to said input a first current that is substantially constant;

second current supply means coupled to said first current supply means, said gate of said feedback transistor, and said output of said voltage regulator circuit for receiving a first voltage reference and a second voltage reference and for supplying a second current to said second current path with a magnitude based on said first voltage reference and said second voltage reference;

means for supplying current to said load for receiving a signal based on a magnitude of said first current and a magnitude of said second current and for supplying a load current to said load via said output of said voltage regulator circuit with a magnitude based on a magnitude of said signal;

wherein said first current supply means, said second current supply means and said means for supplying current to said load are arranged such that, if a voltage at said load decreases, a magnitude of said load current is increased and, if a voltage said load increases, a magnitude of said load current is decreased; and

wherein said feedback means, said first current supply means, said second current supply means, and said means for supplying current to said load are integrated in an integrated circuit.

15. The voltage regulator circuit of claim 14 , wherein said second current supply means includes a replica transistor that includes a gate coupled to said gate of said feedback transistor, wherein a voltage at said gate of said replica transistor is based on a difference between a voltage at said gate of said feedback transistor and a voltage at said output of said voltage regulator circuit, and wherein said second current supply means are for supplying said second current with a magnitude based on said voltage at said gate of said replica transistor.

16. A method of regulating a supply voltage for selectively operable load circuitry of an integrated circuit, comprising:

receiving, from a power supply, a power supply voltage;

supplying, to a first current path integrated in said integrated circuit and referenced to said power supply voltage, a master current;

receiving, at a feedback transistor integrated in said integrated circuit, said master current;

maintaining, via a feedback circuit integrated in said integrated circuit and coupled to said feedback transistor, a voltage at a gate of said feedback transistor substantially constant;

supplying, to a second current path integrated in said integrated circuit and coupled to a pass transistor, a first current with a substantially constant magnitude;

supplying, to said second current path, a second current that is a variable current with a magnitude based on said voltage at said gate of said feedback transistor and a voltage at said variable load;

receiving, at a gate of said pass transistor integrated in said integrated circuit, a control signal based on a magnitude of a current of the second current path; and

supplying, to said load via said pass transistor, a load current based on the control signal such that when a voltage across said variable load increases, a magnitude of said load current is reduced, and when a voltage across said variable load decreases, a magnitude of said load current is increased.

17. A method of regulating a supply voltage for selectively operable load circuitry of an integrated circuit, comprising:

generating, at a first current path integrated in said integrated circuit, a substantially constant master current;

supplying, via a first current source integrated in said integrated circuit and coupled to a second current path, a first current;

supplying, via a second current source integrated in said integrated circuit and coupled to said second current path, a second current with a magnitude based in part on a voltage at said variable load;

receiving, from said second current path, a control signal at a pass transistor integrated in said integrated circuit, wherein said control signal has a magnitude based a current of said second current path;

supplying, to said load circuitry via said pass transistor, a load current in response to said control signal; and

wherein a magnitude of said first current and a magnitude of said second current are at least in part dependent on a magnitude of said master current.

18. The method of claim 17 , wherein supplying said second current includes supplying a current based on a difference between a voltage at a gate of a feedback transistor of a feedback circuit and a voltage at said load circuitry.

19. The method of claim 17 , wherein supplying, to said load circuitry via said pass transistor, a load current includes increasing a magnitude of said load current if a voltage at said output decreases, and decreasing a magnitude of said load current if a voltage at said output increases.

20. The method of claim 17 , wherein supplying said load current includes supplying a current with a magnitude of less than one amp, and wherein supplying first current and supplying said second current includes supplying a current with a magnitude of less than one milli-amp.

Assignments (4)
SECURITY AGREEMENT (SUPPLEMENTAL) Recorded Nov 14, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 069411/0486 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2024
From: SANDISK TECHNOLOGIES LLC
To: PALISADE TECHNOLOGIES, LLP
Reel/Frame 068301/0100 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2024
From: WESTERN DIGITAL ISRAEL LTD.
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 067735/0774 →
CHANGE OF NAME Recorded Aug 21, 2020
From: SANDISK IL LTD
To: WESTERN DIGITAL ISRAEL LTD
Reel/Frame 053574/0513 →