Semiconductor memory
View Patent ↗A semiconductor memory of an aspect of the present invention including a main bit line, a first and second sub-bit line, a first resistive memory element which has a first terminal being connected with the main bit line, a first select transistor which has one end of a first current path being connected with the second terminal of the first resistive memory element and the other end of the first current path being connected with the first sub-bit line, a second resistive memory element which has a third terminal being connected with the main bit line, and a second select transistor which has one end of a second current path being connected with the fourth terminal of the second resistive memory element and the other end of the second current path being connected with the second sub-bit line.
1. A semiconductor memory comprising:
a first main bit line;
a pair of bit lines comprising the first main bit line and a first sub-bit line;
a first word line extended in a direction crossing a direction of extension of the first main bit line;
a first resistive memory element which comprises a first terminal and a second terminal, the first terminal being connected with the first main bit line;
a first select transistor which comprises a first current path and a first gate electrode connected with the first word line, a first end of the first current path being connected with the second terminal of the first resistive memory element, and a second end of the first current path being connected with the first sub-bit line;
a pair of bit lines comprising the first main bit line and a second sub-bit line;
a second word line extended in a direction crossing the direction of extension of the first main bit line;
a second resistive memory element which comprises a third terminal and a fourth terminal, the third terminal being connected with the first main bit line; and
a second select transistor which comprises a second current path and a second gate electrode connected with the second word line, a first end of the second current path being connected with the fourth terminal of the second resistive memory element, and a second end of the second current path being connected with the second sub-bit line.
2. The semiconductor memory of claim 1 , wherein the first main bit line is at a high potential, the first sub-bit line is at a low potential, and the second sub-bit line is at a high potential, when executing a read operation with respect to the first memory cell.
3. The semiconductor memory of claim 1 , further comprising:
a pair of bit lines comprising the second sub-bit line and a second main bit line;
a third resistive memory element which comprises a fifth terminal and a sixth terminal, the fifth terminal being connected with the second main bit line; and
a third select transistor which comprises a third current path and a third gate electrode connected with the first word line, a first end of the third current path being connected with the sixth terminal of the third resistive memory element, and a second end of the third current path being connected with the second sub-bit line.
4. The semiconductor memory of claim 3 , wherein the first main bit line is at a high potential, the first sub-bit line is at a low potential, the second sub-bit line is at a high potential, and the second main bit line is at a high potential, when executing a read operation with respect to the first memory cell.
5. The semiconductor memory of claim 1 , wherein the first and second resistive memory elements are magnetoresistive effect elements.
6. The semiconductor memory of claim 1 , further comprising:
a sense amplifier connected with the first main bit line and configured to detect a fluctuation in a potential of the first main bit line.