IP Library Granted Patent US 8,008,717
Granted Patent B2
US 8,008,717 · App. 12/498,774 · Granted Aug 30, 2011

Semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,008,717
App. No.
12/498,774
Granted
Aug 30, 2011
Kind
B2
Abstract

A semiconductor device of the present invention has a first-conductivity-type substrate having second-conductivity-type base regions exposed to a first surface thereof; trench gates provided to a first surface of the substrate; first-conductivity-type source regions formed shallower than the base regions; a plurality of second-conductivity-type column regions located between two adjacent trench gates in a plan view, while being spaced from each other in a second direction normal to the first direction; the center of each column region and the center of each base contact region fall on the center line between two trench gates; and has no column region formed below the trench gates.

Claims (14)

1. A semiconductor device comprising:

a substrate of a first conductivity type, having second-conductivity-type base regions on a first surface thereof;

trench gates provided in the first surface of said substrate, disposed while being spaced from each other in a first direction in plan view;

first-conductivity-type source regions formed in said first surface, and to a depth shallower than said base regions; and

a plurality of second-conductivity-type column regions formed in said substrate and under said base regions, and located between two adjacent trench gates in plan view,

wherein, between two adjacent trench gates, said plurality of column regions are disposed while being spaced from each other in a second direction normal to said first direction,

the center of each column region falls on the center line between two adjacent trench gates in said first direction, and

said column regions are not formed under said trench gates.

2. The semiconductor device as claimed in claim 1 ,

wherein, in said second direction in plan view, said source regions are formed over a region between every adjacent ones of said plurality of column region.

3. The semiconductor device as claimed in claim 1 ,

wherein, said source regions are not located between said column regions and said trench gates in the said first direction in plan view.

4. The semiconductor device as claimed in claim 1 ,

wherein each of said plurality of column regions is composed of a plurality of subcolumn regions spaced from each other in a depth-wise direction.

Assignments (3)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Oct 26, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025193/0156 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2009
From: KAWASHIMA, YOSHIYA
To: NEC ELECTRONICS CORPORATION
Reel/Frame 022922/0331 →