IP Library Granted Patent US 8,106,604
Granted Patent B2
US 8,106,604 · App. 12/504,335 · Granted Jan 31, 2012

LED driver with dynamic power management

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,106,604
App. No.
12/504,335
Granted
Jan 31, 2012
Kind
B2
Abstract

A light emitting diode (LED) system implements a LED driver to drive a set of one or more LED strings. The LED driver includes a voltage source to provide an adjustable output voltage to a head end of each LED string of the set for a first duration and a second duration following the first duration. The LED driver further includes a feedback controller to control the voltage source to adjust the output voltage for the second duration based on a digital code value generated from a minimum tail voltage of one or more tail voltages of the set at a sample point of the first duration. The LED driver further includes a power controller to temporarily enable one or more components of the feedback controller for a sample period of the first duration, the sample period comprising the sample point.

Claims (87)

1. A light emitting diode (LED) driver comprising:

a voltage source to provide an adjustable output voltage to a head end of each LED string of a set of one or more LED strings for a first duration and a second duration, the second duration following the first duration;

a feedback controller to control the voltage source to adjust the output voltage for the second duration based on a first digital code value generated from a first minimum tail voltage of one or more tail voltages of the set at a first sample point of the first duration; and

a power controller to temporarily enable a component of the feedback controller for a first sample period of the first duration comprising the first sample point and disable the component for the portion of the first duration that does not include the first sample period.

2. The LED driver of claim 1 , wherein:

the feedback controller further is to control the voltage source to adjust the output voltage for a third duration following the second duration based on a second digital code value generated from a second minimum tail voltage of one or more tail voltages of the set at a second sample point of the second duration; and

the power controller further is to temporarily enable the component for a second sample period comprising the second sample point and disable the component for the portion of the second duration that does not include the second sample period.

3. The LED driver of claim 1 , wherein:

the first duration comprises a first pulse width modulation (PWM) cycle; and

the second duration comprises a second PWM cycle.

4. The LED driver of claim 1 , wherein:

the first duration comprises a first display frame period;

the second duration comprises a second display frame period; and

the first sample point is a select point of a select pulse width modulation (PWM) cycle of the first display frame period.

5. The LED driver of claim 4 , wherein:

the select PWM cycle comprises a high-first PWM cycle; and

the select point comprises a point proximate to a start of the select PWM cycle.

6. The LED driver of claim 4 , wherein:

the select PWM cycle comprises a low-first PWM cycle; and

the select point comprises a point proximate to an end of the select PWM cycle.

7. The LED driver of claim 1 , wherein:

the feedback controller comprises:

an analog minimum select module to output the first minimum tail voltage of the one or more tail voltages of the set;

an analog-to-digital converter (ADC) to generate a second digital code value based on an output of the analog minimum select component;

a code processing module to generate the first digital code value based on the second digital code value;

a digital-to-analog converter (DAC) to generate a regulation voltage based on the first digital code value; and

an error amplifier to adjust a control signal based on a comparison of the regulation voltage to a feedback voltage representative of the output voltage, wherein the voltage source is to adjust the output voltage based on the control signal; and

wherein the one or more components temporarily enabled by the power controller comprises at least one of the analog minimum select module, the ADC, the code processing module, and the DAC.

8. A method comprising:

providing, for a first duration, a first voltage from a light emitting diode (LED) driver to a head end of each LED string of a set of one or more LED strings, each LED string having a corresponding tail voltage in response to the first voltage;

during the first duration, determining a first minimum tail voltage of one or more tail voltages of the set at a first sample point and generating a first digital code value based on the first minimum tail voltage using a feedback controller of the LED driver;

temporarily enabling a component of the feedback controller of the LED driver for a first sample period of the first duration and disabling the component for the portion of the first duration that does not include the first sample period, the first sample period comprising the first sample point; and

controlling the voltage source to adjust the output voltage for a second duration subsequent to the first duration based on the first digital code value.

9. The method of claim 8 , further comprising:

during the second duration, determining a second minimum tail voltage of one or more tail voltages of the set at a second sample point and generating a second digital code value based on the second minimum tail voltage using the feedback controller;

temporarily enabling the component of the feedback controller for a second sample period of the second duration and disabling the component for the portion of the second duration that does not include the second sample period, the second sample period comprising the second sample point; and

controlling the voltage source to adjust the output voltage for a third duration subsequent to the second duration based on the second digital code value.

10. The method of claim 9 , wherein:

the first duration comprises a first display frame period; and

the second duration comprises a second display frame period.

11. The method of claim 8 , wherein:

the first duration comprises a first display frame period;

the second duration comprises a second display frame period;

the first sample point is a select point of a select pulse width modulation (PWM) cycle of the first display frame period.

12. The method of claim 11 , wherein:

the select PWM cycle comprises a high-first PWM cycle; and

the select point comprises a point proximate to a start of the select PWM cycle.

13. The method of claim 11 , wherein:

the select PWM cycle comprises a low-first PWM cycle; and

the select point comprises a point proximate to an end of the select PWM cycle.

14. The method of claim 8 , wherein:

the feedback controller comprises:

an analog minimum select module to output the first minimum tail voltage of the one or more tail voltages of the set;

an analog-to-digital converter (ADC) to generate a second digital code value based on an output of the analog minimum select component;

a code processing module to generate the first digital code value based on the second digital code value;

a digital-to-analog converter (DAC) to generate a regulation voltage based on the first digital code value; and

an error amplifier to adjust a control signal based on a comparison of the regulation voltage to a feedback voltage representative of the output voltage, wherein the voltage source is to adjust the output voltage based on the control signal; and

wherein temporarily enabling one or more components of the feedback controller comprises temporarily enabling at least one of the analog minimum select module, the ADC, the code processing module, and the DAC.

15. A light emitting diode (LED) system comprising:

a LED panel comprising a set of one or more LED strings;

a voltage source to provide, for a first duration, a first voltage to a head end of each LED string of the set, each LED string of the set having a corresponding tail voltage in response to the first voltage;

a feedback controller coupled to the LED panel and the voltage source, the feedback controller to:

determine a minimum tail voltage of one or more tail voltages of the set at a sample point of a sample period of the first duration;

generate a digital code value based on the minimum tail voltage; and

control the voltage source to adjust the output voltage for a second duration subsequent to the first duration based on the digital code value; and

a power controller coupled to the feedback controller, the power controller to:

enable one or more components of the feedback controller for the sample period of the first duration; and

disable the one or more components of the feedback controller for the portion of the first duration that does not include the sample period.

16. The LED system of claim 15 , wherein:

the first duration comprises a first display frame period;

the second duration comprises a second display frame period;

the sample point is a select point of a select pulse width modulation (PWM) cycle of the first display frame period.

17. The LED system of claim 16 , wherein the feedback controller further is to align the select PWM cycle with one or more concurrent PWM cycles.

18. The LED system of claim 16 , wherein:

the select PWM cycle comprises a high-first PWM cycle; and

the select point comprises a point proximate to a start of the select PWM cycle.

19. The LED system of claim 16 , wherein:

the select PWM cycle comprises a low-first PWM cycle; and

the select point comprises a point proximate to an end of the select PWM cycle.

20. The LED system of claim 15 , wherein:

the feedback controller comprises:

an analog minimum select module to output the minimum tail voltage of the one or more tail voltages of the set;

an analog-to-digital converter (ADC) to generate a second digital code value based on an output of the analog minimum select component;

a code processing module to generate the first digital code value based on the second digital code value;

a digital-to-analog converter (DAC) to generate a regulation voltage based on the first digital code value; and

an error amplifier to adjust a control signal based on a comparison of the regulation voltage to a feedback voltage representative of the output voltage, wherein the voltage source is to adjust the output voltage based on the control signal; and

wherein the one or more components of the feedback controller comprises at least one of the analog minimum select module, the ADC, the code processing module, and the DAC.

Assignments (31)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0854 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024085/0001 →
SECURITY AGREEMENT Recorded Feb 3, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 023882/0834 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 17, 2009
From: ZHAO, BIN; CORNISH, JACK W.; HORNG, BRIAN B.; KAMEYA, ANDREW M.; KWOK, KENNETH C.; LEE, VICTOR K.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 022969/0584 →