IP Library Granted Patent US 7,948,244
Granted Patent B2
US 7,948,244 · App. 12/507,497 · Granted May 24, 2011

Capacitive sensors including gain and active-filtered sampling stages

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,948,244
App. No.
12/507,497
Granted
May 24, 2011
Kind
B2
Abstract

Embodiments of capacitive sensors ( 500, 600 ) and methods for reducing noise in capacitive sensors are provided. Embodiments of capacitive sensors include a gain stage ( 510, 610 ), a capacitive sensor output, and an active filtered-sampling stage ( 550, 650 ). The an active filtered-sampling stage includes a first resistive element ( 555, 655 ) coupled to the gain stage output, a second resistive element ( 565, 670 ) coupled to the capacitive sensor output, a node ( 560, 660 ) between the first and second resistive elements, and a switch ( 575, 675 ) selectively coupling the first node to an integrator circuit ( 550, 650 ), where the integrator circuit is coupled to the capacitive sensor output.

Claims (43)

1. A capacitive sensor including a capacitive sensor output and having a gain stage including a first capacitive element, a second capacitive element, a first operational amplifier, and a gain stage output, the capacitive sensor comprising:

an active filtered-sampling stage having an input coupled to the gain stage output, the active filtered-sampling stage including:

a first resistive element having an input coupled to the gain stage output and having an output coupled to a first node;

a second resistive element having an input coupled to the first node and an output coupled to the capacitive sensor output; and

a first switch selectively coupling the first node to a second operational amplifier of an integrator circuit, wherein the integrator circuit is coupled to the capacitive sensor output and wherein during normal operations in which the capacitive sensor is to produce a voltage output proportional to a capacitive difference of the first and second capacitive elements, the first switch is controlled, at a first time, to couple the first node to the second operational amplifier, resulting in the integrator circuit sampling a first signal that includes noise from the first operational amplifier, and the first switch is controlled, at a second time, to decouple the first node from the second operational amplifier, resulting in a second signal that includes noise from the second operational amplifier being subtracted from the first signal so that an output signal produced at the capacitive sensor output includes noise from the first operational amplifier plus noise from the first switch minus noise from the second operational amplifier.

2. The capacitive sensor of claim 1 , wherein the first resistive element and the second resistive element each include substantially the same amount of resistance.

3. The capacitive sensor of claim 1 , wherein the first resistive element and the second resistive element each have a resistance in a range of 10 kΩ to 100 kΩ.

4. A capacitive sensor including a capacitive sensor output and having a gain stage including a first operational amplifier and a gain stage output, the capacitive sensor comprising:

an active filtered-sampling stage having an input coupled to the gain stage output, the active filtered-sampling stage including:

a first resistive element having an input coupled to the gain stage output and having an output coupled to a first node;

a second resistive element having an input coupled to the first node and an output coupled to the capacitive sensor output;

a first switch selectively coupling the first node to an integrator circuit, wherein the integrator circuit is coupled to the capacitive sensor output, and the integrator circuit includes a second operational amplifier having a positive input, a negative input, and an operational amplifier output, and the integrator circuit includes a first capacitive element coupled to the negative input and the operational amplifier output;

a third resistive element having an input coupled to the gain stage output and having an output coupled to a second node;

a fourth resistive element having an input coupled to the second node and an output coupled to ground;

a second switch selectively coupling the second node to a third node; and

a second capacitive element having an input coupled to the third node and an output coupled to ground, wherein the third node is coupled to the positive input of the second operational amplifier.

5. The capacitive sensor of claim 4 , wherein the first resistive element, the second resistive element, the third resistive element, and the fourth resistive element each include substantially the same amount of resistance.

6. The capacitive sensor of claim 4 , wherein the first capacitive element and the second capacitive element have substantially the same amount of capacitance.

7. The capacitive element of claim 4 , wherein the first operational amplifier and the second operational amplifier each generate substantially the same amount of noise.

8. A capacitive sensor comprising:

a capacitive sensor output;

a gain stage including a first capacitive element, a second capacitive element, a first operational amplifier, and a gain stage output, the gain stage configured to generate a first signal having a first noise component and generate a second signal having an output component of the gain stage and the first noise component; and

an active filtered-sampling stage having an input coupled to the gain stage output, the active filtered-sampling stage including:

a first resistive element having an input coupled to the gain stage output and an output coupled to a first node;

a second resistive element having an input coupled to the first node and an output coupled to the capacitive sensor output;

an integrator circuit having a second operational amplifier, an integrator circuit input, and an integrator circuit output, wherein the integrator circuit output is coupled to the capacitive sensor output; and

a first switch selectively coupling the first node to the integrator circuit input, wherein during normal operations in which the capacitive sensor is to produce a voltage output proportional to a capacitive difference of the first and second capacitive elements, the first switch is controlled, at a first time, to couple the first node to the second operational amplifier, resulting in the integrator circuit sampling the first signal that includes the first noise component, and the first switch is controlled, at a second time, to decouple the first node from the second operational amplifier, resulting in a second signal that includes a second noise component from the second amplifier being subtracted from the first signal so that an output signal produced at the capacitive sensor output includes the first noise component plus noise from the first switch minus the second noise component.

9. The capacitive sensor of claim 8 , wherein the integrator circuit also includes a second operational amplifier that includes a positive input, a negative input, and an operational amplifier output, wherein the integrator circuit input is coupled to the negative input, the operational amplifier output is coupled to the integrator circuit output, and the integrator circuit also includes a first capacitive element coupled to the negative input and the operational amplifier output.

10. The capacitive sensor of claim 9 , wherein the first resistive element and the second resistive element each have a resistance in a range of 10 kΩ to 100 kΩ.

11. A capacitive sensor comprising:

a capacitive sensor output;

a gain stage including a first operational amplifier and a gain stage output, the gain stage configured to generate a first signal having a noise component and generate a second signal having an output component of the gain stage and the noise component;

an active filtered-sampling stage having an input coupled to the gain stage output, the active filtered-sampling stage including:

a first resistive element having an input coupled to the gain stage output and an output coupled to a first node;

a second resistive element having an input coupled to the first node and an output coupled to the capacitive sensor output;

an integrator circuit having an integrator circuit input and an integrator circuit output, wherein the integrator circuit output is coupled to the capacitive sensor output, and wherein the integrator circuit also includes a second operational amplifier that includes a positive input, a negative input, and an operational amplifier output, wherein the integrator circuit input is coupled to the negative input, the operational amplifier output is coupled to the integrator circuit output, and the integrator circuit also includes a first capacitive element coupled to the negative input and the operational amplifier output;

a first switch selectively coupling the first node to the integrator circuit input;

a third resistive element having an input coupled to the gain stage output and having an output coupled to a second node;

a fourth resistive element having an input coupled to the second node and an output coupled to ground;

a second switch selectively coupling the second node to a third node; and

a second capacitive element having an input coupled to the third node and an output coupled to ground, wherein the third node is coupled to the positive input of the second operational amplifier.

12. The capacitive sensor of claim 11 , wherein the first resistive element, the second resistive element, the third resistive element, and the fourth resistive element each include substantially the same amount of resistance.

13. The capacitive sensor of claim 11 , wherein the first capacitive element and the second capacitive element have substantially the same amount of capacitance.

Assignments (30)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0854 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024085/0001 →
SECURITY AGREEMENT Recorded Feb 3, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 023882/0834 →