IP Library Granted Patent US 8,148,816
Granted Patent B2
US 8,148,816 · App. 12/522,816 · Granted Apr 3, 2012

Semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,148,816
App. No.
12/522,816
Granted
Apr 3, 2012
Kind
B2
Abstract

A semiconductor device in which a plurality of semiconductor chips is stacked. A first semiconductor chip is stacked in a region, on a second semiconductor chip, in which a circuit that generates noise is not disposed within said second semiconductor chip, and a wire of a circuit that easily receives noise within said first semiconductor chip is disposed so as not to extend over said circuit that generates noise.

Claims (45)

1. A semiconductor device comprising:

a plurality of semiconductor chips that are stacked, and that include a first semiconductor chip and a second semiconductor chip, said first semiconductor chip stacked within a region on said second semiconductor chip;

a first circuit that generates noise, and that is disposed within said second semiconductor chip outside said region on said second semiconductor chip said first circuit having a first wire;

a second circuit that receives noise, is disposed within said first semiconductor chip, and is disposed so as to be separated from said first circuit said second circuit having a second wire that is disposed so as not to run in parallel to said first wire of said first circuit,

wherein said first circuit that generates noise comprises a switching circuit,

wherein said second circuit that receives noise comprises an analog circuit.

2. A semiconductor device comprising:

a plurality of semiconductor chips that are stacked, and that include a first semiconductor chip and a second semiconductor chip, said first semiconductor chip stacked within a region on said second semiconductor chip;

a first circuit that generates noise, and that is disposed within said second semiconductor chip outside said region on said second semiconductor chip, said first circuit having a first wire;

a second circuit that receives noise, is disposed within said first semiconductor chip, and is disposed so as to be separated from said first circuit, said second circuit having a second wire that is disposed in a diagonally opposing direction with respect to said first wire,

wherein said first circuit that generates noise comprises a switching circuit,

wherein said second circuit that receives noise comprises an analog circuit.

3. A semiconductor device comprising:

a plurality of semiconductor chips that are stacked, and that include a first semiconductor chip and a second semiconductor chip, said first semiconductor chip stacked within a region on said second semiconductor chip;

a first circuit that generates noise, and that is disposed within said second semiconductor chip outside said region on said second semiconductor chip, said first circuit having a first wire;

a second circuit that receives noise, is disposed within said first semiconductor chip, and is disposed in a position diagonally opposing said first circuit, said second circuit having a second wire that is disposed in a diagonally opposing direction with respect to said first wire,

wherein said first circuit that generates noise comprises a switching circuit,

wherein said second circuit that receives noise comprises an analog circuit.

4. The semiconductor device according to claim 1 , wherein

a circuit that easily receives noise within said first semiconductor chip is disposed so as to be separated from said circuit that generates noise, and

a wire of said circuit that easily receives noise is disposed so as not to run in parallel to a wire of said circuit that generates noise.

5. The semiconductor device according to claim 1 , wherein

a third semiconductor chip is stacked in a region, on a second semiconductor chip, in which a circuit that easily receives noise is not disposed within said second semiconductor chip, and

a wire of a circuit that generates noise within said third semiconductor chip is disposed so as not to extend over said circuit that easily receives noise.

6. The semiconductor device according to claim 1 , wherein

a third semiconductor chip is stacked in a region, on a second semiconductor chip, in which a circuit that easily receives noise is not disposed within said second semiconductor chip, and

a wire of a circuit that generates noise within said third semiconductor chip is disposed in a diagonally opposing direction with respect to a wire of said circuit that easily receives noise.

7. The semiconductor device according to claim 1 , wherein

a third semiconductor chip is stacked in a region, on a fourth semiconductor chip, in which a circuit that easily receives noise is not disposed within said fourth semiconductor chip,

a circuit that generates noise within said third semiconductor chip is disposed in a position diagonally opposing said circuit that easily receives noise, and

a wire of said circuit that generates noise is disposed in a diagonally opposing direction with respect to a wire of said circuit that easily receives noise.

8. The semiconductor device according to claim 1 , wherein

a third semiconductor chip is stacked in a region, on a fourth semiconductor chip, in which a circuit that easily receives noise is not disposed within said fourth semiconductor chip,

a circuit that generates noise within said semiconductor chip is disposed so as to be separated from said circuit that easily receives noise, and

a wire of said circuit that generates noise is disposed so as not to run parallel to a wire of said circuit that easily receives noise.

9. The semiconductor device according to claim 1 , wherein

a wire of a circuit that easily receives noise within said first semiconductor chip is disposed so as to extend over a conductor layer disposed on said circuit that generates noise.

10. The semiconductor device according to claim 1 , wherein

a third semiconductor chip is stacked in a region, on a fourth semiconductor chip, in which a circuit that easily receives noise is not disposed within said fourth semiconductor chip, and

a wire of a circuit that generates noise within said third semiconductor chip is disposed so as to extend over a conductor layer disposed on said circuit that easily receives noise.

11. The semiconductor device according to claim 1 , wherein said circuit that generates noise comprises a switching circuit.

12. The semiconductor device according to claim 11 , wherein a wire of said circuit that generates noise is a wire that is connected to any one selected from a group consisting of an output terminal, a power supply terminal, and a ground terminal of said switching circuit.

13. The semiconductor device according to claim 1 , wherein said circuit that easily receives noise comprises an analog circuit.

14. The semiconductor device according to claim 2 , wherein a wire of said circuit that easily receives noise is a wire that is connected to any one selected from a group consisting of an input terminal, a power supply terminal, and a ground terminal of said analog circuit.

15. The semiconductor device according to claim 9 , wherein said conductor layer is connected to a guard ring formed in a periphery of a circuit disposed under said conductor layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 28, 2015
From: NEC CORPORATION
To: GODO KAISHA IP BRIDGE 1
Reel/Frame 034834/0806 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2009
From: SASAKI, HIDEKI; FUJIMURA, YUUKI; KIKUCHI, KATSUMI
To: NEC CORPORATION
Reel/Frame 022958/0927 →