IP Library Granted Patent US 8,436,349
Granted Patent B2
US 8,436,349 · App. 12/524,138 · Granted May 7, 2013

Thin-film transistor fabrication process and display device

Inventors: Masafumi Sano (Yokohama, JP); Ryo Hayashi (Yokohama, JP)
Assignee: Canon Kabushiki Kaisha
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,436,349
App. No.
12/524,138
Granted
May 7, 2013
Kind
B2
Abstract

In a process for fabricating a thin-film transistor in which a gate electrode 4 is to be formed on a substrate 1 , the process has the steps of forming the gate electrode 4 on the substrate 1 , forming a metal oxide layer 7 in such a way as to cover the gate electrode 4 , forming a source electrode 6 and a drain electrode 5 , and carrying out annealing in an inert gas to change part of the metal oxide layer 7 into a channel region.

Claims (9)

1. A process for fabricating a thin-film transistor in which a gate electrode is to be formed on a substrate, the process comprising the steps of:

forming the gate electrode on the substrate;

forming a metal oxide layer in such a way as to cover the gate electrode said metal oxide layer comprising Zn and further comprising at least one of In, Ga, Al, Fe, Sn, Mg, Ca, Si, and Ge, having a resistivity of from 10 8 cm or more to 10 10 Ωcm or less, and being amorphous; thereafter

forming a source electrode and a drain electrode;

carrying out heat treatment to the source electrode and the drain electrode at a temperature in the range from 150° C. to 250° C. by using any one of an ultraviolet lamp, a visible-light lamp, an infrared lamp, a near infrared lamp, and a far infrared lamp in a gas selected from the group consisting of N 2 , Kr, and Xe to change a first part of the metal oxide layer into a channel region,

wherein after the heat treatment, the channel region is amorphous and has a resistivity of from 10 Ωcm or more to 10 7 Ωcm or less;

wherein the heat treatment is subjected to the first part of the metal oxide layer, and wherein the heat treatment is not subjected to a second part of the metal oxide layer; and

wherein the second part of the metal oxide layer is located outside the first part of the metal oxide layer.

2. The process for fabricating a thin-film transistor according to claim 1 , wherein the first part of the metal oxide layer comprises a region adjoining the source electrode and the drain electrode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2009
From: SANO, MASAFUMI; HAYASHI, RYO
To: CANON KABUSHIKI KAISHA
Reel/Frame 023168/0239 →
Priority Claims (3)
JP 2007-039363 · Feb 20, 2007 · national
JP 2007-136697 · May 23, 2007 · national
JP 2008-028001 · Feb 7, 2008 · national
Continuity (1)
Related Publication 20100044701A1 · Feb 25, 2010