IP Library Granted Patent US 9,735,779
Granted Patent B1
US 9,735,779 · App. 12/534,105 · Granted Aug 15, 2017

Apparatus and methods for on-die temperature sensing to improve FPGA performance

Inventor: Srinivas Perisetty (Santa Clara, CA)
Assignee: Altera Corporation
H03K19/00369H01L23/34
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,735,779
App. No.
12/534,105
Granted
Aug 15, 2017
Kind
B1
Abstract

A field programmable gate array (FPGA) includes a temperature sensor array. The FPGA also includes a supply voltage modulation circuit. The supply voltage modulation circuit is coupled to the temperature sensor array.

Claims (26)

1. A field programmable gate array (FPGA), comprising:

a temperature sensor array adapted to provide an output signal; and

a supply voltage modulation circuit coupled to receive a reference signal derived from the output signal of the temperature sensor array.

2. The field programmable gate array (FPGA) according to claim 1 , wherein the temperature sensor array comprises a plurality of diodes.

3. The field programmable gate array (FPGA) according to claim 2 , wherein the plurality of diodes are distributed uniformly within core circuitry of the field programmable gate array (FPGA).

4. The field programmable gate array (FPGA) according to claim 2 , wherein the plurality of diodes are distributed non-uniformly within core circuitry of the field programmable gate array (FPGA).

5. The field programmable gate array (FPGA) according to claim 1 , wherein the supply voltage modulation circuit is operable to modulate a supply voltage of the field programmable gate array (FPGA).

6. The field programmable gate array (FPGA) according to claim 1 , wherein the supply voltage modulation circuit is operable to modulate a supply voltage of programmable logic circuitry within the field programmable gate array (FPGA).

7. The field programmable gate array (FPGA) according to claim 1 , wherein the supply voltage modulation circuit is operable to modulate a supply voltage of programmable interconnect circuitry within the field programmable gate array (FPGA).

8. The field programmable gate array (FPGA) according to claim 1 , further comprising body bias modulation circuit coupled to the temperature sensor array.

9. A field programmable gate array (FPGA), comprising:

a temperature sensor array adapted to provide an output signal; and

a body bias modulation circuit coupled to receive a reference signal derived from the output signal of the temperature sensor array.

10. The field programmable gate array (FPGA) according to claim 9 , wherein the temperature sensor array comprises a plurality of diodes.

11. The field programmable gate array (FPGA) according to claim 10 , wherein the plurality of diodes are distributed uniformly within core circuitry of the field programmable gate array (FPGA).

12. The field programmable gate array (FPGA) according to claim 10 , wherein the plurality of diodes are distributed non-uniformly within core circuitry of the field programmable gate array (FPGA).

13. The field programmable gate array (FPGA) according to claim 9 wherein the body bias modulation circuit is operable to modulate a body bias of at least one transistor in the field programmable gate array (FPGA).

14. The field programmable gate array (FPGA) according to claim 9 , further comprising programmable logic circuitry, wherein the body bias modulation circuit is operable to modulate a body bias of at least one transistor in the programmable logic circuitry.

15. The field programmable gate array (FPGA) according to claim 9 , further comprising programmable interconnect circuitry, wherein the body bias modulation circuit is operable to modulate a body bias of at least one transistor in the programmable interconnect circuitry.

16. A method of operating a field programmable gate array (FPGA), the method comprising:

using a temperature sensor array to obtain a plurality of temperature values for a die of the field programmable gate array (FPGA) to generate a reference signal derived from the plurality of temperature values; and

modulating, based on the reference signal derived from the plurality of temperature values, at least one of a supply voltage of the field programmable gate array (FPGA) and a body bias of the field programmable gate array (FPGA).

17. The method according to claim 16 , wherein modulating, based on the plurality of temperature values, at least one of a supply voltage of the field programmable gate array (FPGA) and a body bias of the field programmable gate array (FPGA) further comprises modulating a supply voltage of programmable logic circuitry within the field programmable gate array (FPGA).

18. The method according to claim 16 , wherein modulating, based on the plurality of temperature values, at least one of a supply voltage of the field programmable gate array (FPGA) and a body bias of the field programmable gate array (FPGA) further comprises modulating a supply voltage of programmable interconnect circuitry within the field programmable gate array (FPGA).

19. The method according to claim 16 , wherein modulating, based on the plurality of temperature values, at least one of a supply voltage of the field programmable gate array (FPGA) and a body bias of the field programmable gate array (FPGA) further comprises modulating a body bias applied to programmable logic circuitry within the field programmable gate array (FPGA).

20. The method according to claim 16 , wherein modulating, based on the plurality of temperature values, at least one of a supply voltage of the field programmable gate array (FPGA) and a body bias of the field programmable gate array (FPGA) further comprises modulating a body bias applied to programmable interconnect circuitry within the field programmable gate array (FPGA).

Assignments (2)
SECURITY INTEREST Recorded Sep 12, 2025
From: ALTERA CORPORATION
To: BARCLAYS BANK PLC, AS COLLATERAL AGENT
Reel/Frame 073431/0309 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 31, 2009
From: PERISETTY, SRINIVAS
To: ALTERA CORPORATION
Reel/Frame 023039/0789 →
Continuity (1)
Provisional Application 61223615 · Jul 7, 2009