IP Library Granted Patent US 8,067,964
Granted Patent B2
US 8,067,964 · App. 12/552,942 · Granted Nov 29, 2011

Output circuit

Assignee: Fujitsu Semiconductor Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,067,964
App. No.
12/552,942
Granted
Nov 29, 2011
Kind
B2
Abstract

The present invention is aimed at providing an output circuit that is of relatively small scale and may perform adjustment to make the output-signal rise slew rate and the fall slew rate equal to each other. An output circuit includes a signal output unit configured to produce at a signal output node a signal that makes transition between a first potential and a second potential, a load circuit having a variable load, and a first switch circuit configured to select one of electrical conduction and non-conduction between the signal output node and the load circuit.

Claims (24)

1. An output circuit, comprising:

a signal output unit configured to produce at a signal output node a signal that makes transition between a first potential and a second potential;

a load circuit having a variable load to be imposed on the signal output node; and

a first switch circuit configured to select one of electrical conduction and non-conduction between the signal output node and the load circuit,

wherein the electrical conduction and non-conduction of the first switch circuit is controlled substantially in synchronization with transitions of the signal between the first potential and the second potential.

2. The output circuit as claimed in claim 1 , further comprising:

a second switch circuit connected to the signal output node; and

a load circuit having a variable load coupled to the signal output node via the second switch circuit.

3. The output circuit as claimed in claim 2 , wherein the first switch circuit and the second switch circuit are configured to become conductive alternately.

4. The output circuit as claimed in claim 1 , wherein the signal output unit includes:

a third switch circuit configured to select one of electrical conduction and non-conduction between the signal output node and the first potential; and

a fourth switch circuit configured to select one of electrical conduction and non-conduction between the signal output node and the second potential,

wherein the third switch circuit comprises a PMOS transistor, and the fourth switch circuit comprises an NMOS transistor.

5. The output circuit as claimed in claim 1 , wherein the signal output node is configured to be settable to a HIGH-impedance state by placing an output of the signal output unit in a HIGH-impedance state and making the first switch circuit nonconductive.

6. The output circuit as claimed in claim 1 , further comprising:

a signal node;

a first signal path to couple between the signal node and the signal output node; and

a second switch circuit disposed between the signal node and the load circuit,

wherein a second signal path that extends from the signal output node to the signal node via the first switch circuit, the load circuit, and the second switch circuit is provided such that one of the first signal path and the second signal path is selectable.

7. The output circuit as claimed in claim 6 , further comprising a resistive element serially inserted into one of the first signal path and the second signal path.

8. The output circuit as claimed in claim 1 , wherein the load circuit includes a variable-capacitance element.

9. The output circuit as claimed in claim 8 , further comprising a switch circuit configured to couple a predetermined potential to a signal node between the variable-capacitance element and the first switch circuit.

10. The output circuit as claimed in claim 8 , further comprising a resistive element to couple a predetermined potential to a signal node between the variable-capacitance element and the first switch circuit.

11. The output circuit as claimed in claim 1 , wherein the load circuit includes a variable-resistance element.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 040911/0238 →
PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Recorded Aug 11, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 039708/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036050/0514 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2013
From: FUJITSU SEMICONDUCTOR LIMITED
To: SPANSION LLC
Reel/Frame 031205/0461 →
CHANGE OF NAME Recorded Jul 22, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024748/0328 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2009
From: NUMATA, TOMOYUKI; NAGASE, NORIO
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 023194/0291 →
Continuity (2)
Continuation PCTJP2007055092 · Mar 14, 2007
Related Publication 20090315606A1 · Dec 24, 2009