IP Library Granted Patent US 7,732,240
Granted Patent B2
US 7,732,240 · App. 12/566,136 · Granted Jun 8, 2010

Formation of through-wafer electrical interconnections and other structures using a thin dielectric membrane

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,732,240
App. No.
12/566,136
Granted
Jun 8, 2010
Kind
B2
Abstract

Providing through-wafer interconnections in a semiconductor wafer includes forming a sacrificial membrane in a preexisting semiconductor wafer, depositing metallization over one side of the wafer so as to cover exposed portions of the sacrificial membrane facing the one side of the wafer, removing exposed portions of the sacrificial membrane facing the other side of the wafer, and depositing metallization over the other side of the wafer so as to contact the previously deposited metallization. Techniques also are disclosed for providing capacitive and other structures using thin metal membranes.

Claims (12)

1. A method of fabricating a package that houses a micro component, the method comprising:

forming a sacrificial membrane in a pre-existing semiconductor wafer;

depositing metallization over a first side of the wafer so as to cover exposed portions of the sacrificial membrane facing the first side of the wafer;

removing exposed portions of the sacrificial membrane facing a second side of the wafer so that at least a portion of the metallization forms a metal membrane;

using at least a portion of the semiconductor wafer with the metal membrane as part of the package to house the micro component; and

using the metal membrane to evaluate the hermeticity of the package.

2. The method of claim 1 wherein evaluating the hermeticity of the package includes sensing changes in the shape of the metal membrane.

3. The method of claim 2 including using the changes to determine a relative pressure.

4. The method of claim 2 including using the changes to determine a leak rate.

5. The method of claim 2 including using the changes to determine a relative pressure in a sealed enclosure formed by attaching the semiconductor wafer or a portion thereof to a substrate.

6. The method of claim 2 including using the changes to determine a leak rate in a sealed enclosure formed by attaching the semiconductor wafer or a portion thereof to a substrate.

7. The method of claim 2 including sensing changes in the shape of the metal membrane using an optical technique.

Assignments (2)
MERGER Recorded Dec 2, 2015
From: CHIP STAR LTD.
To: EPISTAR CORPORATION
Reel/Frame 037196/0746 →
CHANGE OF NAME Recorded Dec 2, 2015
From: TSMC SOLID STATE LIGHTING LTD.
To: CHIP STAR LTD.
Reel/Frame 037196/0751 →