IP Library Granted Patent US 8,415,565
Granted Patent B2
US 8,415,565 · App. 12/585,293 · Granted Apr 9, 2013

Multilayer circuit substrate

Inventors: Shigeki Nagase (Nabari, JP); Motoo Nakai (Nara, JP); Kouya Yoshida (Kobe, JP); Hiroshi Sumasu (Kashihara, JP); Nobuhiro Uchida (Yamatotakada, JP)
Assignee: JTEKT Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,415,565
App. No.
12/585,293
Granted
Apr 9, 2013
Kind
B2
Abstract

A multilayer circuit substrate includes: a laminated circuit portion in which conductive layers and resin insulating layers are alternately laminated; and a metal substrate portion, wherein the laminated circuit portion is fixed to the metal substrate portion so that at least part of a lower surface of the laminated circuit portion is in contact with at least part of an upper surface of the metal substrate portion. An electronic component is mounted on the metal substrate portion.

Claims (8)

1. A multilayer circuit substrate comprising:

a laminated circuit portion in which conductive layers and resin insulating layers are alternately laminated, and which includes a first recess portion;

a metallic heat spreader onto which an electronic component is mounted, and which is disposed in the first recess portion of the laminated circuit portion; and

a metal substrate portion that is fixedly attached to a lowermost insulating layer, wherein:

a height of the heat spreader is set to be equal to or less than a depth of the first recess portion of the laminated circuit portion, and

the first recess portion of the laminated circuit portion is formed to have a depth from an uppermost conductive layer from among the conductive layers of the laminated circuit portion to a location directly above the lowermost insulating layer from among the insulating layers or directly above the lowermost conductive layer from among the conductive layers.

2. The multilayer circuit substrate according to claim 1 , wherein

the laminated circuit portion is fixedly attached to the metal substrate portion by hot-press joining, and the heat spreader is set to a height that is equal to or less than the depth of the first recess portion after the hot-press joining.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 10, 2009
From: NAGASE, SHIGEKI; NAKAI, MOTOO; YOSHIDA, KOUYA; SUMASU, HIROSHI; UCHIDA, NOBUHIRO
To: JTEKT CORPORATION
Reel/Frame 023247/0902 →
Priority Claims (1)
JP 2008-237471 · Sep 17, 2008 · national
Continuity (1)
Related Publication 20100065307A1 · Mar 18, 2010