IP Library Granted Patent US 8,120,517
Granted Patent B2
US 8,120,517 · App. 12/585,380 · Granted Feb 21, 2012

Digital-analog conversion circuit and output data correction method of the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,120,517
App. No.
12/585,380
Granted
Feb 21, 2012
Kind
B2
Abstract

A digital-analog conversion circuit includes a correction unit that adds a correction bit to a lower-order bit of externally input first digital input data and outputs second digital input data, and a conversion unit that receives the second digital input data and outputs an analog value, and the correction unit generates the second digital input data by manipulating data of a lower-order bit of the second digital input data around a point at which an error between the analog value and an expected value set for the first digital input data becomes larger than a preset value.

Claims (41)

1. A digital-analog conversion circuit comprising:

a correction unit that adds a correction bit to a lower-order bit of externally input first digital input data and outputs second digital input data; and

a conversion unit that receives the second digital input data and outputs an analog value,

wherein the correction unit generates the second digital input data by manipulating data of a lower-order bit of the second digital input data around a point where an error between the analog value and an expected value set for the first digital input data becomes greater than a preset value.

2. The digital-analog conversion circuit according to claim 1 , wherein a difference between the second digital input data and the first digital input data corresponding to the second digital input data is less than a minimum change step of the first digital input data.

3. The digital-analog conversion circuit according to claim 1 , wherein the correction unit determines a correction direction by manipulating data of at least one lower-order bit of the first digital input data and determines a correction amount based on a value of the correction bit.

4. The digital-analog conversion circuit according to claim 1 , wherein the correction unit manipulates the second digital input data around a point of change in a value of at least one higher-order bit of the first digital input data.

5. The digital-analog conversion circuit according to claim 1 , wherein the correction unit comprises:

an input data transfer unit that transfers data excluding at least one lower-order bit of the first digital input data;

a correction direction determination unit that manipulates a value of at least one lower-order bit of the first digital input data based on a correction direction designation signal; and

a correction bit generation unit that generates a correction bit corresponding to the first digital input data.

6. The digital-analog conversion circuit according to claim 5 , wherein the correction bit generation unit outputs the correction bit having a preset correction amount when the first digital input data satisfies a predetermined condition, and outputs the correction bit with the correction amount of zero when the first digital input data does not satisfy the predetermined condition.

7. The digital-analog conversion circuit according to claim 6 , wherein the correction direction determination unit manipulates and outputs data of at least one lower-order bit of the first digital input data based on the correction direction designation signal when the first digital input data satisfies the predetermined condition, and outputs data without manipulating the first digital input data when the first digital input data does not satisfy the predetermined condition.

8. The digital-analog conversion circuit according to claim 6 , wherein the predetermined condition is that all values of the first digital input data excluding at least one higher-order bit are the same.

9. The digital-analog conversion circuit according to claim 1 , further comprising:

a correction value storage unit that stores a correction direction value indicating a correction direction corresponding to the first digital input data and a correction value indicated by the correction bit corresponding to the first digital input data.

10. The digital-analog conversion circuit according to claim 1 , wherein the correction bit is two-bit or three-bit data.

11. The digital-analog conversion circuit according to claim 1 , wherein the conversion unit comprises a cyclic digital-analog conversion circuit.

12. The digital-analog conversion circuit according to claim 11 , wherein:

the first digital input data comprises a parallel signal,

the second digital input data comprises a serial signal, and

the correction unit includes a parallel-serial converter that is placed at an output end and converts the parallel signal into the serial signal.

13. The digital-analog conversion circuit according to claim 11 , wherein:

the first digital input data comprises a serial signal,

the second digital input data comprises a serial signal, and

the correction unit includes:

a serial-parallel converter that is placed at an input end and converts the serial signal into a parallel signal, and

a parallel-serial converter that is placed at an output end and converts the parallel signal into the serial signal.

14. An output data correction method in a digital-analog conversion circuit that converts first digital input data into analog output data, the method comprising:

calculating a correction amount based on an error between the analog output data and an expected value set for the first digital input data;

generating second digital input data by adding a correction bit having a value based on the correction amount to a lower-order bit of the first digital input data; and

converting the second digital input data and obtaining the analog output data,

wherein the correction bit having a value based on the correction amount is added to the second digital input data around a point of change in a value of at least one higher-order bit of the first digital input data.

15. The output data correction method in a digital-analog conversion circuit according to claim 14 , wherein a correction direction for the first digital input data is determined by manipulating a value of at least one lower-order bit of data corresponding to the first digital input data contained in the second digital input data.

16. The output data correction method in a digital-analog conversion circuit according to claim 14 , wherein the correction bit comprises two-bit or three-bit data.

17. The output data correction method in a digital-analog conversion circuit according to claim 14 , wherein the digital-analog conversion circuit comprises a cyclic digital-analog conversion circuit.

18. An output data correction method in a digital-analog conversion circuit that converts first digital input data into analog output data, the method comprising:

calculating a correction amount based on an error between the analog output data and an expected value set for the first digital input data;

generating second digital input data by adding a correction bit having a value based on the correction amount to a lower-order bit of the first digital input data; and

converting the second digital input data and obtaining the analog output data, wherein the generating of the second digital input data comprises manipulating data of the lower-order bit of the second digital input data around a point where the error between the analog value and the expected value set for the first digital input data becomes greater than a preset value.

19. The output data correction method according to claim 14 , wherein the generating of the second digital input data comprises adding the correction bit when the error is greater than a predetermined reference value.

Assignments (3)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Oct 26, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025193/0156 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2009
From: SAITO, WATARU
To: NEC ELECTRONICS CORPORATION
Reel/Frame 023287/0709 →