IP Library Granted Patent US 8,000,127
Granted Patent B2
US 8,000,127 · App. 12/618,448 · Granted Aug 16, 2011

Method for resetting a resistive change memory element

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,000,127
App. No.
12/618,448
Granted
Aug 16, 2011
Kind
B2
Abstract

A method of resetting a resistive change memory element is disclosed. The method comprises performing a series of programming operations—for example, a programming pulse of a predetermined voltage level and pulse width—on a resistive change memory element in order to incrementally increase the resistance of the memory element above some predefined threshold. Prior to each programming operation, the resistive state of the memory element is measured and used to determine the parameters used in that programming operation. If this measured resistance value is above a first threshold value, the memory element is determined to already be in a reset state and no further programming operation is performed. If this measured resistance value is below a second threshold value, this second threshold value being less than the first threshold value, a first set of programming parameters are used within the programming operation. If this initial value is above the second threshold value but below the first threshold value, a second set of programming parameters are used within the programming operation.

Claims (25)

1. A method of resetting a resistive change memory element, comprising:

measuring a current through the resistive change memory element;

comparing the current through the resistive change memory element with at least one of a first and a second current threshold values, wherein the first and second current threshold values define a first, second, and third current ranges;

applying stimulus to the resistive change memory element, wherein the stimulus is determined by a first set of programming parameters when the current through the resistive change memory element is within the first current range, and wherein the stimulus is determined by a second set of programming parameters when the current through the resistive change memory element is within the second current range;

repeating the steps of measuring, comparing, and applying until the current through the resistive change memory element is within the third current range.

2. The method of claim 1 wherein said step of measuring is performed by applying a test voltage across said resistive change memory element.

3. The method of claim 2 wherein said test voltage is applied using a programmable voltage source.

4. The method of claim 3 wherein said programmable voltage source is responsive to a software program.

5. The method of claim 3 wherein said programmable power supply includes a supply current mechanism used to report the current drawn by said resistive change memory element.

6. The method of claim 1 wherein said step of measuring is performed by driving a test current through said resistive change memory element and measuring the resulting voltage across said resistive change memory element.

7. The method of claim 6 wherein said test current is supplied using a programmable current supply.

8. The method of claim 7 wherein said programmable current supply is responsive to a software program.

9. The method of claim 1 wherein the current through said resistive change memory element is measured using an ammeter in series with said resistive change memory element.

10. The method of claim 1 wherein said step of comparing is performed by a software program.

11. The method of claim 1 wherein said step of comparing is performed by a hardware circuit.

12. The method of claim 1 wherein the resistive change memory element is in a valid reset state if the current through the resistive change memory element is within the third current range.

13. The method of claim 1 wherein the programming parameters include at least one of voltage level, pulse width, rise time, fall time, series resistance, and supply current.

14. The method of claim 1 wherein said applying stimulus is performed by a programmable voltage source.

15. The method of claim 14 wherein a software program is used to set said programmable voltage source according to said programming parameters.

16. The method of claim 14 wherein a hardware control circuit is used to set said programmable voltage source according to said programming parameters.

17. The method of claim 1 wherein said applying stimulus is performed by a programmable current supply.

18. The method of claim 17 wherein a software program is used to set said programmable current supply according to said programming parameters.

19. The method of claim 17 wherein a hardware control circuit is used to set said programmable current supply according to said programming parameters.

20. The method of claim 1 wherein said resistive change memory element is a nanotube block switch, said nanotube block switch comprising a first conductive electrode, a second conductive electrode, and a nanotube fabric layer deposed between said first conductive electrode and said second conductive electrode.

21. The method of claim 1 wherein said resistive change memory element is a metal oxide switch, said metal oxide switch comprising a first conductive electrode, a second conductive electrode, and a metal oxide layer deposed between said first conductive electrode and said second conductive electrode.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS Recorded Jul 8, 2021
From: SILICON VALLEY BANK
To: NANTERO, INC.
Reel/Frame 056790/0001 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Nov 11, 2020
From: NANTERO, INC.
To: SILICON VALLEY BANK
Reel/Frame 054383/0632 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2010
From: HAMILTON, DARLENE; CLEAVELIN, C. RINN
To: NANTERO, INC.
Reel/Frame 024015/0030 →