IP Library Granted Patent US 8,255,661
Granted Patent B2
US 8,255,661 · App. 12/618,667 · Granted Aug 28, 2012

Data storage system comprising a mapping bridge for aligning host block size with physical block size of a data storage device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,255,661
App. No.
12/618,667
Granted
Aug 28, 2012
Kind
B2
Abstract

A data storage system is disclosed comprising a non-volatile memory and a first interface operable to receive a write command from a host, the write command comprising a host write data block having a host logical block size. A block mapping bridge divides the host write data block into a plurality of transfer data blocks, wherein each transfer data block having a device logical block size smaller than the host logical block size. The transfer data blocks are transmitted through a second interface to control circuitry that accumulates the transfer data blocks into a physical data block having a device physical block size equal to a first integer multiple of the device logical block size, wherein the host logical block size is a second integer multiple of the device physical block size. The physical data block is then written to the non-volatile memory.

Claims (47)

1. A data storage system comprising:

a non-volatile memory;

a first interface operable to receive a write command from a host, the write command comprising a host write data block having a host logical block size; and

a block mapping bridge operable to:

divide the host write data block into a plurality of transfer data blocks, wherein each transfer data block having a device logical block size smaller than the host logical block size;

transmit the transfer data blocks through a second interface to control circuitry, wherein the control circuitry operable to:

accumulate the transfer data blocks into a physical data block having a device physical block size equal to a first integer multiple of the device logical block size, wherein:

the host logical block size is a second integer multiple of the device physical block size;

the first integer is greater than one; and

the second integer is at least one; and

write the physical data block to the non-volatile memory.

2. The data storage system as recited in claim 1 , wherein the second integer equals one such that the host logical block size equals the device physical block size.

3. The data storage system as recited in claim 1 , wherein the block mapping bridge is further operable to:

receive a format query from the host requesting a block size of the data storage system; and

return the second integer multiple of the device physical block size in response to the format query.

4. The data storage system as recited in claim 1 , wherein:

the first interface is further operable to receive a read command from the host; and

the block mapping bridge is further operable to:

read the plurality of transfer data blocks from the non-volatile memory through the second interface and accumulate the transfer data blocks into a host read data block having the host logical block size; and

transfer the host read data block to the host.

5. The data storage system as recited in claim 1 , wherein the second interface comprises an Advanced Technology Attachment (ATA).

6. The data storage system as recited in claim 5 , wherein the first interface comprises a Small Computer System Interface (SCSI).

7. The data storage system as recited in claim 1 , wherein the block mapping bridge comprises a device driver executed by a host operating system.

8. The data storage system as recited in claim 1 , wherein the block mapping bridge comprises firmware integrated with the second interface.

9. The data storage system as recited in claim 1 , wherein the non-volatile memory comprises a disk.

10. The data storage system as recited in claim 1 , wherein the non-volatile memory comprises a semiconductor memory.

11. A method of operating a data storage system comprising a non-volatile memory, the method comprising:

receiving a write command through a first interface from a host, the write command comprising a host write data block having a host logical block size;

dividing the host write data block into a plurality of transfer data blocks, wherein each transfer data block having a device logical block size smaller than the host logical block size;

transmitting the transfer data blocks through a second interface;

accumulating the transfer data blocks into a physical data block having a device physical block size equal to a first integer multiple of the device logical block size, wherein:

the host logical block size is a second integer multiple of the device physical block size;

the first integer is greater than one; and

the second integer is at least one; and

writing the physical data block to the non-volatile memory.

12. The method as recited in claim 11 , wherein the second integer equals one such that the host logical block size equals the device physical block size.

13. The method as recited in claim 11 , further comprising:

receiving a format query from the host requesting a block size of the data storage system; and

returning the second integer multiple of the device physical block size in response to the format query.

14. The method as recited in claim 11 , further comprising:

receiving a read command from the host;

reading the plurality of transfer data blocks from the non-volatile memory through the second interface and accumulate the transfer data blocks into a host read data block having the host logical block size; and

transferring the host read data block to the host.

15. The method as recited in claim 11 , wherein the second interface comprises an Advanced Technology Attachment (ATA).

16. The method as recited in claim 15 , wherein the first interface comprises a Small Computer System Interface (SCSI).

17. The method as recited in claim 11 , wherein the non-volatile memory comprises a disk.

18. The method as recited in claim 11 , wherein the non-volatile memory comprises a semiconductor memory.

Assignments (10)
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 038744 FRAME 0481 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058982/0556 →
RELEASE OF SECURITY INTEREST Recorded Mar 5, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 045501/0714 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038722/0229 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038744/0281 →
SECURITY AGREEMENT Recorded May 17, 2016
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038744/0481 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 13, 2009
From: KARR, CHRISTOPHER P.; PROCYK, RICHARD J.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 023517/0934 →