Reconfigurable load-reduced memory buffer
A memory module can include a data buffer having a data bus interface and a dynamic random access memory (DRAM) coupled to the data buffer. The memory module may also include a switch connected in parallel with the data buffer, wherein the switch can selectively bypass the data buffer. In one example, the memory module also includes a registered buffer having an address bus interface, where the switch may selectively bypass the data buffer based on a program signal obtained from an address bus via the address bus interface.
1. A computing system comprising:
a memory controller;
a data bus coupled to the memory controller;
an address bus coupled to the memory controller; and
a dual inline memory module including,
a data buffer having a data bus interface coupled to the data bus,
a registered buffer having an address bus interface coupled to the address bus,
a dynamic random access memory with a plurality of ranks coupled to the data buffer and the registered buffer, and
a switch connected in parallel with the data buffer to selectively bypass the data buffer based on a program signal obtained from the address bus via the address bus interface.
2. The computing system of claim 1 , wherein the program signal is to power down the data buffer and selectively activate the switch based on whether the memory module is being addressed.
3. The computing system of claim 1 , wherein the program signal is to deactivate the switch and power up the data buffer.
4. The computing system of claim 1 , wherein the address bus interface is to transfer at least one of command signals, control signals and address signals between the registered buffer and the address bus.
5. The computing system of claim 1 , wherein the data bus interface is to transfer at least one of data signals and data strobe signals between the data buffer and the data bus.
6. The computing system of claim 1 , further including a basic input/output system (BIOS) coupled to the memory controller, the BIOS to generate the program signal.
7. The computing system of claim 1 , further including a plurality of dual inline memory modules.
8. A method comprising:
operating a computing system including,
a memory controller;
a data bus coupled to the memory controller;
an address bus coupled to the memory controller; and
a dual inline memory module including,
a data buffer having a data bus interface coupled to the data bus,
a registered buffer having an address bus interface coupled to the address bus,
a dynamic random access memory with a plurality of ranks coupled to the data buffer and the registered buffer, and
a switch connected in parallel with the data buffer, the method further including causing the switch to selectively bypass the data buffer based on a program signal obtained from the address bus via the address bus interface.
9. The method of claim 8 , wherein the program signal powers down the data buffer and selectively activates the switch based on whether the memory module is being addressed.
10. The method of claim 8 , wherein the program signal deactivates the switch and powers up the data buffer.
11. The method of claim 8 , wherein the address bus interface transfers at least one of command signals, control signals and address signals between the registered buffer and the address bus.
12. The method of claim 8 , wherein the data bus interface transfers at least one of data signals and data strobe signals between the data buffer and the data bus.
13. The method of claim 8 , further including using a basic input/output system (BIOS) coupled to the memory controller to generate the program signal.
14. The method of claim 8 , further including operating a plurality of dual inline memory modules of the computing system.