IP Library Granted Patent US 8,138,545
Granted Patent B2
US 8,138,545 · App. 12/636,017 · Granted Mar 20, 2012

Semiconductor device and method for manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,138,545
App. No.
12/636,017
Granted
Mar 20, 2012
Kind
B2
Abstract

A semiconductor device includes: a substrate on and/or over which a first conductive type well is formed; and an LDMOS device that includes a gate electrode and has a drain region formed in the substrate. The LDMOS device includes a trench formed on the substrate, a second conductive type body that is formed on one side of the trench and on the substrate therebeneath, and a first conductive type source region that is formed in the second conductive type body.

Claims (11)

1. An apparatus, comprising:

a substrate over which a first conductive type well is formed; and

an LDMOS device that includes a gate electrode, a drain region formed in the substrate, a trench formed over the substrate, a second conductive type body surrounding both sides and a bottom surface of the trench, a first source region, a second region and a second conductive type contact region formed between the first source region and the second source region on the bottom surface of the trench in the second conductive type body,

wherein the gate electrode is formed in a bent shape along a first surface formed over the substrate, a second surface formed along a side wall of the trench, and a third surface formed at a portion of the bottom surface of the trench.

2. The apparatus of claim 1 , wherein the second conductive type body includes first and second body regions formed over the substrate on one side and another side of the trench and a third body region formed over the substrate proximate a lower side of the trench.

3. The apparatus of claim 1 , further comprising a first conductive type impurity layer formed at a region adjacent to the first source region and the second source region and a second conductive type contact region on the bottom surface of the trench.

4. The apparatus of claim 1 , wherein at least a portion of the gate electrode is formed in the trench.

5. The apparatus of claim 4 , wherein the gate electrode includes first and second gate electrodes, and

the first gate electrode and the second gate electrode have a predetermined interval based on the second conductive type contact region.

6. The apparatus of claim 1 , wherein the substrate of the lower side of the trench is formed with a first conductive type impurity layer.

7. The apparatus of claim 1 , wherein the first conductive type is a N type.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2019
From: DB HITEK CO., LTD.
To: COLUMBA TECHNOLOGIES INC.
Reel/Frame 049709/0857 →
CHANGE OF NAME Recorded Nov 30, 2017
From: DONGBU HITEK CO., LTD.
To: DB HITEK CO., LTD.
Reel/Frame 044559/0819 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 11, 2009
From: LIM, HYON-CHOL
To: DONGBU HITEK CO., LTD.
Reel/Frame 023641/0964 →