Apparatuses to provide a message signaled interrupt to generate a PCI express interrupt
View Patent ↗Machine-readable media, methods, and apparatus are described to issue message signaled interrupts. In some disclosed embodiments, a device generates message signaled interrupts in a manner that enables a device driver written with level-sensitive semantics to properly service the device despite the edge-triggered characteristics message signaled interrupts.
1. A device comprising:
a PCI Express interrupt enable register to enable one or more interrupts;
a PCI Express interrupt status register to allow one or more interrupts to be asserted when enabled; and
a message signaled interrupt generator to generate a PCI Express interrupt whenever a bit in the PCI Express interrupt status register is updated, if enabled.
2. The device of claim 1 further comprising a device interface to send a MSI request to request interrupt service, in response to a write to the PCI Express interrupt status register, that the interrupt status register is updated.
3. The device of claim 1 further comprising a MSI handler block to provide a core function, to send a MSI request to request interrupt service for the core function.
4. A device comprising:
a PCI Express interrupt enable register to enable one or more interrupts;
a PCI Express interrupt status register to allow one or more interrupts to be asserted when enabled; and
a message signaled interrupt generator to generate a PCI Express interrupt to indicate the activation of a level-edged interrupt whenever a bit in the PCI Express interrupt status register is set, if enabled.
5. The device of claim 4 further comprising a device interface to send a MSI request to request interrupt service, in response to a write to the PCI Express interrupt status register, that the interrupt status register is updated.
6. The device of claim 4 further comprising a MSI handler block to provide a core function, to send a MSI request to request interrupt service for the core function.
7. A device comprising:
a PCI Express interrupt enable register to enable one or more interrupts;
a PCI Express interrupt Status register to allow one or more interrupts to be asserted when enabled; and
a message signaled interrupt generator to generate a PCI Express interrupt to indicate the deactivation of a level-edged interrupt whenever a bit in the PCI Express interrupt status register is cleared, if enabled.
8. The device of claim 7 further comprising a device interface to send a MSI request to request interrupt service, in response to a write to the PCI Express interrupt status register, that the interrupt status register is updated.
9. The device of claim 7 further comprising a MSI handler block to provide a core function, to send a MSI request to request interrupt service for the core function.