IP Library › Granted Patent US 8,198,661
Granted Patent B2
US 8,198,661 · App. 12/637,480 · Granted Jun 12, 2012

Semiconductor device and method of forming semiconductor device

Assignee: Elpida Memory, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,198,661
App. No.
12/637,480
Granted
Jun 12, 2012
Kind
B2
Abstract

A semiconductor device include a semiconductor substrate comprising a substrate body, a base over the substrate body and a pillar over a first region of the base; a buried line adjacent to a side surface of the base; a first diffusion layer over a second region of the base; a second diffusion layer over the pillar, the second diffusion layer being higher in level than the first diffusion layer; and a third diffusion layer disposed between the buried line and the semiconductor substrate. The third diffusion layer is different in level from the first diffusion layer. The top level of the third diffusion layer is lower than the top level of the first diffusion layer.

Claims (40)

1. A semiconductor device comprising:

a semiconductor substrate comprising a substrate body, a base over the substrate body and a pillar over a first region of the base;

a buried line adjacent to a side surface of the base;

a first diffusion layer over a second region of the base;

a second diffusion layer over the pillar, the second diffusion layer being higher in level than the first diffusion layer; and

a third diffusion layer disposed between the buried line and the semiconductor substrate, the third diffusion layer being different in level from the first diffusion layer, the top level of the third diffusion layer being lower than the top level of the first diffusion layer.

2. The semiconductor device according to claim 1 , wherein the buried line is different in level or depth from the first diffusion layer, and the top level of the buried line is lower than the top level of the first diffusion layer.

3. The semiconductor device according to claim 1 , further comprising:

a gate insulating film covering a side surface of the pillar; and

a gate electrode separated by the gate insulating film from the side surface of the pillar.

4. The semiconductor device according to claim 1 , wherein the semiconductor substrate comprises a single crystal silicon.

5. The semiconductor device according to claim 1 , wherein the third diffusion layer has a low potential barrier.

6. The semiconductor device according to claim 1 , wherein the buried line comprises a silicide layer.

7. The semiconductor device according to claim 1 , wherein the buried line comprises at least one of a single crystal silicon, a polycrystal silicon and an amorphous silicon.

8. The semiconductor device according to claim 1 , wherein the buried line comprises a silicide layer includes at least one of CoSi 2 , NiSi, Ni 2 Si, Ni 3 Si, NiSi 2 , WSi 2 , TiSi 2 , VSi 2 , CrSi 2 , ZrSi 2 , NbSi 2 , MoSi 2 , TaSi 2 , CoSi, CoSi 2 , PtSi, Pt 2 Si, and Pd 2 Si.

9. The semiconductor device according to claim 1 , further comprising:

a contact connected to the second diffusion layer; and

a capacitor connected through the contact to the second diffusion layer.

10. The semiconductor device according to claim 1 , further comprising an additional third diffusion layer which is different in impurity concentration than the third diffusion layer, and the third diffusion layer and the additional third diffusion layer are each connected to the buried line.

11. The semiconductor device according to claim 1 , wherein the buried line comprises a silicide layer and a metal layer.

12. The semiconductor device according to claim 11 , wherein the metal layer comprises at least one of a tungsten layer and a tungsten nitride layer.

13. The semiconductor device according to claim 1 , wherein the semiconductor substrate comprises an additional base over the substrate body and an additional pillar over a first region of the additional bases, and

the semiconductor device comprises an additional first diffusion layer over the second region of the additional bases, the first diffusion layer and the additional first diffusion layer forming first and second transistor regions included in first and second memory cells.

14. The semiconductor device according to claim 13 , wherein the first diffusion layer and the additional first diffusion layer are different in impurity concentration from each other, and the first and second transistor regions are each connected to the buried line.

15. The semiconductor device according to claim 13 , wherein the first and second transistor regions each have a floating body cell structure.

16. A semiconductor device comprising:

a semiconductor substrate comprising a substrate body, a base over the substrate body and a pillar over a first region of the base;

a buried line adjacent to a side surface of the base;

a first diffusion layer over a second region of the base;

a second diffusion layer over the pillar, the second diffusion layer being higher in level than the first diffusion layer; and

a third diffusion layer disposed between the buried line and the semiconductor substrate,

wherein the buried line is different in level or depth from the first diffusion layer, and the top level of the buried line is lower than the top level of the first diffusion layer.

17. A semiconductor device comprising:

a semiconductor substrate comprising a substrate body, a base over the substrate body and a pillar over a first region of the base;

a buried line adjacent to a side surface of the base as a bit line which extends in a first direction as viewed from up;

a first diffusion layer over a second region of the base, the second region of the base being adjacent to the first region of the base;

a second diffusion layer over the pillar, the second diffusion layer being higher in level than the first diffusion layer;

a capacitor formed over the second diffusion layer;

a word line formed over the first diffusion layer and extending in a second direction substantially perpendicular to the first direction as viewed from the up; and

a third diffusion layer disposed between the buried line and the semiconductor substrate, the third diffusion layer at least surrounding a portion of the buried line, the third diffusion layer being different in level from the first diffusion layer, the top level of the third diffusion layer being lower than the top level of the first diffusion layer.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2018
From: LONGITUDE SEMICONDUCTOR S.A.R.L.
To: LONGITUDE LICENSING LIMITED
Reel/Frame 046865/0667 →
CHANGE OF NAME Recorded Aug 24, 2016
From: PS5 LUXCO S.A.R.L.
To: LONGITUDE SEMICONDUCTOR S.A.R.L.
Reel/Frame 039793/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2016
From: PS4 LUXCO S.A.R.L.
To: PS5 LUXCO S.A.R.L.
Reel/Frame 039818/0506 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2014
From: ELPIDA MEMORY, INC.
To: PS4 LUXCO S.A.R.L.
Reel/Frame 032896/0727 →
SECURITY AGREEMENT Recorded Jul 29, 2013
From: PS4 LUXCO S.A.R.L.
To: ELPIDA MEMORY INC.
Reel/Frame 032414/0261 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2009
From: FUJIMOTO, HIROYUKI
To: ELPIDA MEMORY, INC.
Reel/Frame 023654/0227 →
Priority Claims (1)
JP 2008-318618 · Dec 15, 2008 · national
Continuity (1)
Related Publication 20100148233A1 · Jun 17, 2010