IP Library Granted Patent US 8,062,068
Granted Patent B2
US 8,062,068 · App. 12/663,822 · Granted Nov 22, 2011

ESD protection

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,062,068
App. No.
12/663,822
Granted
Nov 22, 2011
Kind
B2
Abstract

The present invention relates to an electrical connector for a first IC, comprising a second IC ( 12 ) carrying ESD protection, the second IC ( 12 ) being integrated into the connector ( 8 ), which enhances the ESD protection and preserves the RF performance of such connector ( 8 ). The present invention further relates to a method for making an electrical connector ( 8 ) for a first IC, comprising this step of providing ESD protection to the first IC by integrating a second IC ( 12 ) carrying ESD-protection into the connector ( 8 ).

Claims (25)

1. A system comprising:

a circuit board having openings for receiving corresponding pins of an electrical connector, the pins defining a footprint of the electrical connector and comprising at least an input pin and a ground pin;

an electrostatic discharge protection assembly coupled with the circuit board and positioned within the footprint of the electrical connector such that when the electrical connector is attached to the circuit board, the electrostatic discharge protection assembly is disposed between the circuit board and the electrical connector.

2. The system of claim 1 , wherein the electrical connector is coupled with a first integrated circuit.

3. The system of claim 2 , wherein the electrostatic discharge protection assembly comprises a second integrated circuit.

4. The system of claim 1 , wherein the second integrated circuit is formed having pins with a length of about 0.3 mm.

5. The system of claim 1 , wherein the circuit board is connected to the pins at a first location on the pins which first location is spaced by a certain distance from a second location which second location is designated to be connected to a mother board.

6. The system of claim 5 , wherein the distance is about 0.1-1.0 mm, preferably about 0.5 mm.

7. The system of claim 1 , wherein the electrostatic discharge protection assembly is coupled directly between the input pin and the ground pin.

8. ESD protection assembly for a first IC, comprising:

a carrier-PCB being connectable to pins of a dedicated connector of the first IC, and a second IC carrying ESD protection, the second IC being located between the carrier-PCB and the dedicated connector, and coupled directly between an input pin and a ground pin of the dedicated connector.

9. ESD protection assembly as claimed in claim 8 , wherein the carrier-PCB comprises holes adapted to receive the pins of the dedicated connector.

10. ESD protection assembly as claimed in claim 8 , wherein the second IC is assembled in a standard IC package and the standard IC package is connected to the carrier-PCB.

11. ESD protection assembly as claimed in claim 8 , wherein the second IC is attached to the carrier-PCB and at least some of connections between the second IC and the carrier-PCB are protected by a protective material enshrouding the second IC and its connections to the carrier-PCB.

12. ESD protection assembly as claimed in claim 8 , wherein the assembly is designed to provide at least between 8 and 15 kV ESD protection.

13. ESD protection assembly as claimed in claim 8 , wherein the assembly comprises an active silicon based IC.

14. ESD protection assembly as claimed in claim 8 , wherein the assembly comprises diodes in a rail-to-rail configuration.

15. ESD protection assembly as claimed in claim 8 , wherein the assembly shows a small internal capacitance, preferably in the order of 1 pF.

16. A method for making an electrical connector for a first IC, comprising the step of:

providing a circuit board having openings for receiving corresponding pins of an electrical connector, the pins defining a footprint of the electrical connector and comprising at least an input pin and a ground pin; and

providing an electrostatic discharge protection assembly coupled with the circuit board and positioned within the footprint of the electrical connector such that when the electrical connector is attached to the circuit board, the electrostatic discharge protection assembly is disposed between the circuit board and the electrical connector.

17. Method as claimed in claim 16 , wherein the electrostatic discharge protection assembly is coupled directly to the input pin and the ground pin.

18. Method as claimed in claim 16 , further comprising coupling the circuit board to the pins of the connector.

19. Method as claimed in claim 16 , further comprising the step of:

connecting the circuit board to the electrical connector prior to a step of connecting the electrical connector to a first IC.

Assignments (13)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
PATENT RELEASE Recorded Aug 17, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 039707/0471 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 6, 2014
From: PARTNERS FOR CORPORATE RESEARCH INTERNATIONAL
To: FUTURE LINK SYSTEMS
Reel/Frame 032399/0965 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2013
From: NXP B. V.
To: PARTNERS FOR CORPORATE RESEARCH INTERNATIONAL
Reel/Frame 031334/0449 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2009
From: SIDIKI, TAMIN PETER; ROEHM, HORST; RITTER, HANS-MARTIN; IZAT, ROBERT MUIR GEMMEL; WEBBER, ROB P
To: NXP, B.V.
Reel/Frame 023630/0726 →