IP Library Granted Patent US 8,159,300
Granted Patent B2
US 8,159,300 · App. 12/666,966 · Granted Apr 17, 2012

Signal conversion circuit and rail-to-rail circuit

Assignee: Thine Electronics, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,159,300
App. No.
12/666,966
Granted
Apr 17, 2012
Kind
B2
Abstract

A signal conversion circuit 2 according to an embodiment of the present invention has a difference amplifier 10 and a source follower 20 . The difference amplifier 10 has first and second resistors 11, 12 connected in series, third and fourth resistors 13, 14 connected in series, first and second PMOS transistors 15, 16 , and a current source 18 . The source follower 20 has first and second NMOS transistors 22, 24 . A source of the first NMOS transistor 22 is connected between the first and second resistors 11, 12 , while a source of the second NMOS transistor 24 is connected between the third and fourth resistors 13, 14.

Claims (23)

1. A signal conversion circuit, which takes as input a differential voltage signal to a first input terminal and a second input terminal, converts a common-mode voltage level of the differential voltage signal, and outputs the differential voltage signal having the converted common-mode voltage level from a first output terminal and a second output terminal, the signal conversion circuit comprising:

first and second impedance elements that are connected in series between a low-potential side power supply and the first output terminal;

third and fourth impedance elements that are connected in series between the low-potential side power supply and the second output terminal;

a first PMOS transistor that has a drain electrode connected to the first output terminal, a gate electrode connected to the second input terminal, and a source electrode;

a second PMOS transistor that has a drain electrode connected to the second output terminal, a gate electrode connected to the first input terminal, and a source electrode;

a first NMOS transistor that has a source electrode connected between the first and second impedance elements, a gate electrode connected to the first input terminal, and a drain electrode connected to a high-potential side power supply;

a second NMOS transistor that has a source electrode connected between the third and fourth impedance elements, a gate electrode connected to the second input terminal, and a drain electrode connected to the high-potential side power supply; and

a current source that is connected-between the source electrode of the first PMOS transistor and the source electrode of the second PMOS transistor, and the high-potential side power supply and generates a constant current.

2. A signal conversion circuit, which takes as input a differential voltage signal to a first input terminal and a second input terminal, converts a common-mode voltage level of the differential voltage signal, and outputs the differential voltage signal having the converted common-mode voltage level from a first output terminal and a second output terminal, the signal conversion circuit comprising:

first and second impedance elements that are connected in series between a low-potential side power supply and the first output terminal;

third and fourth impedance elements that are connected in series between the low-potential side power supply and the second output terminal;

a first PMOS transistor that has a drain electrode connected to the first output terminal, a gate electrode connected to the second input terminal, and a source electrode connected to a high-potential side power supply;

a second PMOS transistor that has a drain electrode connected to the second output terminal, a gate electrode connected to the first input terminal, and a source electrode connected to the high-potential side power supply;

a first NMOS transistor that has a source electrode connected between the first and second impedance elements, a gate electrode connected to the first input terminal, and a drain electrode connected to the high-potential side power supply; and

a second NMOS transistor that has a source electrode connected between the third and fourth impedance elements, a gate electrode connected to the second input terminal, and a drain electrode connected to the high-potential side power supply.

3. The signal conversion circuit according to claim 1 or 2 , further comprising:

a first variable current source that supplies a current to the first and second impedance elements and is capable of changing the size of the current; and

a second variable current source that supplies a current to the third and fourth impedance elements and is capable of changing the size of the current.

4. The signal conversion circuit according to any of claims 1 to 3 , wherein the first to fourth impedance elements are resistors.

5. A rail-to-rail circuit, comprising:

the signal conversion circuit described in claim 3 ; and

a differential amplifier circuit that is connected to a first output terminal and second output terminal of the signal conversion circuit,

wherein the signal conversion circuit further has a control circuit that monitors at least one of parameters causing fluctuations in an operating point of the differential amplifier circuit, and causes a first variable current source and second variable current source to change currents according to the fluctuations caused by the parameters.

Assignments (2)
CHANGE OF ADDRESS Recorded Jun 6, 2012
From: THINE ELECTRONICS, INC.
To: THINE ELECTRONICS, INC.
Reel/Frame 028331/0567 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2010
From: MASUDA, MAKOTO
To: THINE ELECTRONICS, INC.
Reel/Frame 024197/0959 →
Priority Claims (1)
JP 2007-169592 · Jun 27, 2007 · national
Continuity (1)
Related Publication 20100188152A1 · Jul 29, 2010