IP Library Granted Patent US 8,575,952
Granted Patent B2
US 8,575,952 · App. 12/685,035 · Granted Nov 5, 2013

Semiconductor device and test method

Inventor: Kenichi Kawasaki (Kawasaki, JP)
Assignee: Fujitsu Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,575,952
App. No.
12/685,035
Granted
Nov 5, 2013
Kind
B2
Abstract

A semiconductor device includes a first circuit block, a second circuit block, a first lead-out line coupled to the first circuit block, a second lead-out line coupled to the second circuit block, a first pad coupled to the first lead-out line, a second pad coupled to the second lead-out line, and a shielding line provided between the first lead-out line and the second lead-out line.

Claims (12)

1. A test method comprising:

preparing a semiconductor device including a first circuit block, a second circuit block, a first lead-out line coupled to the first circuit block, a second lead-out line coupled to the second circuit block, a first pad coupled to the first lead-out line, a second pad coupled to the second lead-out line, first shielding lines which are provided at both sides of the first lead-out line respectively and are adjacent to the first lead-out line and second shielding lines which are provided at both sides of the second lead-out line respectively and are adjacent to the second lead-out line;

applying a test voltage to both the first pad and the second pad to perform a short-circuit test of the semiconductor device; and

monitoring for a leakage current flowing through at least one of the first shield lines and the second shield lines.

2. The test method according to claim 1 , wherein the applying simultaneously applies a test voltage to both the first pad and the second pad to perform the short-circuit test of the semiconductor device.

3. The test method according to claim 1 , wherein the short-circuit test is performed by fixing at least one of the first shielding lines and the second shielding lines to a first potential different from the test voltage.

4. A test method comprising:

preparing a semiconductor device including a first circuit block, a second circuit block, a first external power supply line coupled to the first circuit block, a second external power supply line coupled to the second circuit block, a first pad coupled to the first external power supply line, a second pad coupled to the second external power supply line, first shielding lines which are provided at both sides of the first external power supply line respectively and are adjacent to the first lead-out line and second shielding lines which are provided at both sides of the second external power supply line respectively and are adjacent to the second lead-out line;

applying a test voltage to both the first pad and the second pad to perform a short-circuit test of the semiconductor device; and

monitoring for a leakage current flowing through at least one of the first shield lines and the second shield lines.

5. The test method according to claim 4 , wherein the applying simultaneously applies a test voltage to both the first pad and the second pad to perform the short-circuit test of the semiconductor device.

6. The test method according to claim 4 , wherein the short-circuit test is performed by fixing at least one of the first shielding lines and the second shielding lines to a first potential different from the test voltage.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2025
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 073964/0516 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2024
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 069454/0333 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 2, 2010
From: KAWASAKI, KENICHI
To: FUJITSU LIMITED
Reel/Frame 023884/0391 →
Priority Claims (1)
JP 2009-6199 · Jan 15, 2009 · national
Continuity (1)
Related Publication 20100176838A1 · Jul 15, 2010