IP Library Granted Patent US 7,951,673
Granted Patent B2
US 7,951,673 · App. 12/713,432 · Granted May 31, 2011

Forming abrupt source drain metal gate transistors

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,951,673
App. No.
12/713,432
Granted
May 31, 2011
Kind
B2
Abstract

A gate structure may be utilized as a mask to form source and drain regions. Then the gate structure may be removed to form a gap and spacers may be formed in the gap to define a trench. In the process of forming a trench into the substrate, a portion of the source drain region is removed. Then the substrate is filled back up with an epitaxial material and a new gate structure is formed thereover. As a result, more abrupt source drain junctions may be achieved.

Claims (10)

1. A method comprising:

etching a substrate through a gap in a dielectric layer lined by sidewall spacers;

filling the etched substrate with a semiconductor material;

removing said sidewall spacers; and

forming a gate electrode in said gap.

2. The method of claim 1 including using said spacers to etch a trench into said substrate through said gap.

3. The method of claim 2 including depositing a semiconductor material into said trench to partially fill said trench.

4. The method of claim 3 including filling said trench to a level substantially equal to the level of said substrate.

5. The method of claim 4 including forming a gate dielectric and a gate electrode over said semiconductor material.

6. The method of claim 5 including filling said trench with an epitaxial material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2022
From: INTEL CORPORATION
To: TAHOE RESEARCH, LTD.
Reel/Frame 061175/0176 →