IP Library Granted Patent US 9,178,505
Granted Patent B2
US 9,178,505 · App. 12/715,105 · Granted Nov 3, 2015

Cross point switch

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,178,505
App. No.
12/715,105
Granted
Nov 3, 2015
Kind
B2
Abstract

A cross point switch, in accordance with one embodiment of the present invention, includes a plurality of tri-state repeaters coupled to form a plurality of multiplexers. Each set of corresponding tri-state repeaters in the plurality of multiplexers share a front end module such that delay through the cross point switch due to input capacitance is reduced as compared to conventional cross point switches.

Claims (59)

1. A method comprising:

coupling a first signal, an enable signal, and an inverted version of the enable signal as inputs to a plurality of gate terminals of a first inverter that is coupled in series with a second inverter between an input and an output, wherein the second inverter is configured to output the first signal;

if the enable signal is in a first state and the inverted version of the enable signal is in a second state:

turning on, for a period of time, one of a first drive circuit coupled to the output or a second drive circuit coupled to the output; and

controlling the output to represent an input signal; and

if the enable signal is in the second state and the inverted version of the enable signal is in the first state, controlling the output to operate in an impedance state.

2. The method of claim 1 , wherein said controlling the output to represent the input signal comprises:

driving the output to a hard first drive state.

3. The method of claim 2 , wherein said controlling the output to represent the input signal comprises:

driving the output to a weak first drive state.

4. The method of claim 2 , wherein said controlling the output to represent the input signal comprises:

driving the output to a hard second drive state.

5. The method of claim 3 , wherein said controlling the output to represent the input signal comprises:

driving the output to a weak second drive state.

6. The method of claim 1 , wherein said controlling the output to operate in the impedance state comprises:

setting the output to a moderate impedance state.

7. The method of claim 1 , wherein said controlling the output to operate in the impedance state comprises:

setting the output to a high impedance state.

8. A method comprising:

coupling a first circuit to a first select line and a first input line;

coupling a second circuit to a second select line and a second input line;

coupling an output of the first circuit and an output of the second circuit to an output line;

if the first select line is in a first state and the second select line is in a second state:

turning on, for a first period of time, and turning off one of a first drive circuit of the first circuit or a second drive circuit of the first circuit;

controlling the output of the first circuit to represent an input signal in the first input line at the output line; and

controlling the output of the second circuit to operate in an impedance state; and

if the first select line is in the second state and the second select line is in the first state:

turning on, for a second period of time, and turning off one of a third drive circuit of the second circuit or a fourth drive circuit of the second circuit;

controlling the output of the first circuit to operate in the impedance state; and

controlling the output of the second circuit to represent an input signal in the second input line at the output line.

9. The method of claim 8 , wherein said controlling the output of the first circuit to represent the input signal in the first input line comprises:

driving the output to a hard first drive state.

10. The method of claim 9 , wherein said controlling the output of the first circuit to represent the input signal in the first input line comprises:

driving the output to a weak first drive state.

11. The method of claim 9 , wherein said controlling the output of the first circuit to represent the input signal in the first input line comprises:

driving the output to a hard second drive state.

12. The method of claim 9 , wherein said controlling the output of the first circuit to represent the input signal in the first input line comprises:

driving the output to a weak second drive state.

13. The method of claim 8 , wherein said controlling the output of the first circuit to operate in the impedance state comprises:

setting the output to a moderate impedance state.

14. The method of claim 8 , wherein said controlling the output of the first circuit to operate in the impedance state comprises:

setting the output to a high impedance state.

15. The method of claim 8 , wherein said controlling the output of the first circuit to represent the input signal includes operating the output of the first circuit in a plurality of states including a hard first drive state, a weak first drive state, a hard second drive state, and a weak second drive state, and wherein said controlling the output of the second circuit to represent the input signal includes operating the output of the second circuit in the plurality of states.

16. A method comprising:

coupling a first plurality of circuits to a first input line and to a plurality of output nodes;

coupling a second plurality of circuits to a second input line and to the plurality of output nodes;

coupling a first select line to at least one circuit of the first plurality of circuits and to at least one circuit of the second plurality of circuits;

coupling a second select line to at least one circuit of the first plurality of circuits and to at least one circuit of the second plurality of circuits; and

by using the first select line and the second select line, selecting at least one signal path from the first input line to the output nodes and selecting at least one signal path from the second input line to the output nodes.

17. The method of claim 16 , wherein the selecting at least one signal path from the first input line to the output nodes and selecting at least one signal path from the second input line to the output nodes comprises:

if the first select line is in a first state and the second select line is in a second state, selecting a first signal path from the first input line to a first output node of the output nodes and selecting a second signal path from the second input line to a second output node of the output nodes.

18. The method of claim 17 , wherein the selecting at least one signal path from the first input line to the output nodes and selecting at least one signal path from the second input line to the output nodes further comprises:

if the first select line is in the second state and the second select line is in the first state, selecting a third signal path from the first input line to the second output node of the output nodes and selecting a fourth signal path from the second input line to the first output node of the output nodes.

19. The method of claim 16 , further comprising:

coupling a third select line to at least one circuit of the first plurality of circuits and to at least one circuit of the second plurality of circuits; and

by using the first select line, the second select line, and the third select line, selecting at least one signal path from the first input line to the output nodes and selecting at least one signal path from the second input line to the output nodes.

20. The method of claim 19 , further comprising:

coupling a fourth select line to at least one circuit of the first plurality of circuits and to at least one circuit of the second plurality of circuits; and

by using the first select line, the second select line, the third select line, and the fourth select line, selecting at least one signal path from the first input line to the output nodes and selecting at least one signal path from the second input line to the output nodes.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR'S NAME PREVIOUSLY RECORDED AT REEL: 036711 FRAME: 0160. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 6, 2015
From: INTELLECTUAL VENTURES FUNDING LLC
To: INTELLECTUAL VENTURES HOLDING 81 LLC
Reel/Frame 036797/0356 →
MERGER Recorded Sep 29, 2015
From: INTELLECTUAL VENTURE FUNDING LLC
To: INTELLECTUAL VENTURES HOLDING 81 LLC
Reel/Frame 036711/0160 →