IP Library Granted Patent US 7,919,863
Granted Patent B2
US 7,919,863 · App. 12/717,043 · Granted Apr 5, 2011

Semiconductor constructions

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,919,863
App. No.
12/717,043
Granted
Apr 5, 2011
Kind
B2
Abstract

Some embodiments include methods of forming semiconductor constructions. Oxide is formed over a substrate, and first material is formed over the oxide. Second material is formed over the first material. The second material may be one or both of polycrystalline and amorphous silicon. A third material is formed over the second material. A pattern is transferred through the first material, second material, third material, and oxide to form openings. Capacitors may be formed within the openings. Some embodiments include semiconductor constructions in which an oxide is over a substrate, a first material is over the oxide, and a second material containing one or both of polycrystalline and amorphous silicon is over the first material. Third, fourth and fifth materials are over the second material. An opening may extend through the oxide; and through the first, second, third, fourth and fifth materials.

Claims (36)

1. A semiconductor construction, comprising:

a silicon dioxide-containing material over a semiconductor substrate;

a first material over the silicon dioxide-containing material;

a second material over the first material, the second material consisting of one or both of polycrystalline silicon and amorphous silicon;

a third material over the second material;

a fourth material over the third material;

a fifth material over the fourth material;

openings extending to the substrate through the silicon dioxide-containing material, first material, second material, third material, fourth material and fifth material; and

wherein the fourth material is identical in composition to the second material.

2. The construction of claim 1 wherein the first, third and fifth materials consist of silicon nitride.

3. The construction of claim 2 further comprising:

capacitor storage node material within the openings;

capacitor dielectric material over the capacitor storage node material; and

capacitor plate material over the capacitor dielectric material.

4. The construction of claim 1 wherein the first and third materials consist of silicon nitride; and wherein the fifth material is electrically conductive.

5. The construction of claim 4 further comprising capacitor storage node material within the openings, and capacitor dielectric material over the capacitor storage node material; and wherein the electrically conductive fifth material is capacitor plate material for capacitors comprising the capacitor storage node material and the dielectric material.

6. A semiconductor construction, comprising:

a silicon dioxide-containing material over a semiconductor substrate;

a first material over and directly against the silicon dioxide-containing material, the first material consisting of silicon nitride;

a second material over and directly against the first material, the second material consisting of one or both of polycrystalline silicon and amorphous silicon;

a third material over the second material, and having a different composition than the second material;

a patterned mask over the third material, the patterned mask having a plurality of openings extending therethrough; and

a pattern from the patterned mask extending through the first material, second material, third material, and silicon dioxide-containing material due to the openings extending through the first material, second material, third material, and silicon dioxide-containing material.

7. The construction of claim 6 wherein the third material consists of silicon nitride.

8. The construction of claim 6 wherein the third material comprises a composition other than silicon nitride.

9. The construction of claim 8 wherein the third material comprises an electrically conductive composition.

10. A semiconductor construction, comprising:

an oxide over a semiconductor substrate, the oxide having a thickness of at least about 10,000 Å;

an electrically insulative nitride over the oxide;

silicon-containing material over the nitride, the silicon-containing material consisting of one or both of polycrystalline silicon and amorphous silicon, the silicon-containing material having a thickness of at least about 3,000 Å;

a capping material over the silicon-containing material;

a patterned mask over the capping material, the patterned mask having a plurality of openings extend therethrough; and

a pattern from the patterned mask extending through the capping material, silicon-containing material, nitride, and oxide due to the openings extending through the capping material, silicon-containing material, nitride, and oxide.

11. The construction of claim 10 wherein the capping material is electrically conductive.

12. The construction of claim 10 wherein the capping material is electrically insulative.

13. The construction of claim 10 wherein the silicon-containing material is directly against the nitride; wherein the capping material is directly against the silicon-containing material, and wherein the capping material comprises an electrically insulative nitride.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →