IP Library Granted Patent US 8,264,801
Granted Patent B2
US 8,264,801 · App. 12/745,275 · Granted Sep 11, 2012

Arrangement and approach for coupling power supplies using controlled switching techniques

Assignee: NXP B.V.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,264,801
App. No.
12/745,275
Granted
Sep 11, 2012
Kind
B2
Abstract

Power supplies are switched in a manner that mitigates parasitic shorts. According to an example, a control circuit (e.g., 310 ) operates primary and backup power supplies using the higher of the primary and backup supply voltages, for switching between the power supplies.

Claims (52)

1. An arrangement for selectively coupling one of a primary power supply and a backup power supply to an output for operating a circuit, the arrangement comprising:

a primary switch to couple the primary power supply to the output;

a backup switch to couple the backup power supply to the output; and

a controller circuit to control the operation of the switches for selectively coupling the primary and backup supplies to the output as a function of a voltage level of the primary and backup power supplies and a predetermined backup-mode threshold voltage, the controller circuit configured and arranged to compare a level of the primary power supply to the predetermined backup-mode threshold voltage and to the backup power supply and including

a levelshifter circuit to supply a voltage input to the primary and backup switches for controlling the switches in on and off states in response to a high voltage input, and

a high voltage supply circuit to selectively supply the high voltage input using the higher of the primary and backup power supply voltages.

2. The arrangement of claim 1 , wherein the high voltage supply circuit facilitates the control of the primary and backup switches to mitigate parasitic shorting between the power supplies.

3. An arrangement for selectively coupling one of a primary power supply and a backup power supply to an output for operating a circuit, the arrangement comprising:

a primary switch to couple the primary power supply to the output;

a backup switch to couple the backup power supply to the output; and

a controller circuit to control the operation of the switches for selectively coupling the primary and backup supplies to the output as a function of a voltage level of the primary backup power supplies and a predetermined threshold voltage, the controller circuit including

a levelshifter circuit to supply a voltage input to the primary and backup switches for controlling the switches in on and off states in response to a high voltage input, and

a high voltage supply circuit to selectively supply the high voltage input using the higher of the primary and backup power supply voltages, and including

two PMOS transistors between the primary power supply and the backup power supply,

a first of the two PMOS transistors has its source electrode coupled to the primary power supply and its gate coupled to the backup power supply,

a second of the two PMOS transistors has its source electrode coupled to the backup power supply and its gate coupled to a voltage input provided by the levelshifter, and

the drain electrodes of the PMOS transistors are coupled to supply said high voltage input.

4. The arrangement of claim 1 , wherein the levelshifter circuit supplies a gate voltage to transistors for each of the primary and backup switches in response to the high voltage input.

5. The arrangement of claim 1 , wherein the levelshifter circuit supplies, for each of the primary and backup switches, a first gate voltage to a gate of an NMOS transistor and a second gate voltage to a gate of a PMOS transistor.

6. The arrangement of claim 1 , wherein the primary and backup switches each have an NMOS transistor and a PMOS transistor connected in parallel between the power source and the output.

7. The arrangement of claim 1 , wherein

the primary and backup switches each have an NMOS transistor and a PMOS transistor connected in parallel between the power source and the output, and

the levelshifter circuit supplies the voltage input by supplying a first gate voltage to the NMOS transistors and a second gate voltage to the PMOS transistors.

8. The arrangement of claim 1 , wherein

the primary and backup switches each have an NMOS transistor and a PMOS transistor connected in parallel between the power source and the output, and

the levelshifter circuit supplies the voltage input by supplying a first gate voltage input to the NMOS transistors and a second gate voltage input to the PMOS transistors by

using the first gate voltage to control the coupling of the high voltage input as the second gate voltage input, and

using the second gate voltage to control the coupling of the high voltage input as the first gate voltage input.

9. The arrangement of claim 1 , wherein the high voltage supply circuit supplies a high voltage that is a voltage at a substrate of a PMOS transistor for the primary and backup switches.

10. The arrangement of claim 1 , wherein, during a transition between power supplies in which one of the power supplies is being switched off and the other of the power supplies is being switched on, the high voltage supply circuit selectively supplies a high voltage input, using the higher of the primary and backup power supply voltages, by using the power supply being switched off until the voltage level of the power supply being switched off falls below the voltage level of the power supply being switched on.

11. The arrangement of claim 1 , wherein, during a transition between power supplies in which one of the power supplies is being switched off and the other of the power supplies is being switched on, the controller circuit controls the gate-source voltage of a transistor in the switch being switched on at a level that is greater than a threshold level at which the transistor switches into a conducting state.

12. The arrangement of claim 1 , wherein the controller circuit includes a circuit to selectively supply the primary and backup power supplies to the levelshifter circuit as a function of a comparison between the voltage levels of the primary and backup power supplies, and of a comparison between the voltage level of the primary power supply and the predetermined threshold voltage.

13. A switch controller arrangement for controlling power supply switches for selectively connecting primary and backup power supplies to an output node, the arrangement comprising:

a levelshifter circuit to supply a control voltage to each of the power supply switches for independently controlling the switches in on and off states in response to a high voltage input at a high voltage input node and in response to comparisons of a level of the primary power supply to a predetermined backup-mode threshold voltage and to the backup power supply; and

a high voltage supply circuit connected to the high voltage input node to selectively couple a high voltage to the levelshifter circuit for use in supplying said control voltage, by

coupling said high voltage using the backup power supply voltage under operating conditions in which the primary power supply voltage is lower than the backup power supply voltage, and

coupling said high voltage using the primary power supply voltage under conditions in which the primary power supply voltage is higher than the backup power supply voltage.

14. A switch controller arrangement for controlling power supply switches for selectively connecting primary and backup power supplies to an output node, the arrangement comprising:

a levelshifter circuit to supply a control voltage to each of the power supply switches for independently controlling the switches in on and off states in response to a high voltage input at a high voltage input node; and

a high voltage supply circuit connected to the high voltage input node to selectively couple a high voltage to the levelshifter circuit for use in supplying said control voltage, by

coupling said high voltage using the backup power supply voltage under operating conditions in which the primary power supply voltage is lower than the backup power supply voltage, and

coupling said high voltage using the primary power supply voltage under conditions in which the primary power supply voltage is higher than the backup power supply voltage wherein the high voltage supply circuit includes

a first PMOS transistor having source, drain and gate electrodes, the source electrode coupled to the primary power supply, the drain electrode coupled to the high voltage input node, and the gate electrode coupled to the backup power supply, and

a second PMOS transistor having source, drain and gate electrodes, the source electrode coupled to the backup power supply, the drain electrode coupled to the high voltage input node, and the gate electrode coupled to a voltage input provided by the levelshifter.

15. The arrangement of claim 13 , wherein, for switching from a first one of the power supplies to a second one of the power supplies, the controller circuit controls the gate-source voltage of a transistor in a power supply switch for the second one of the power supplies by

coupling a voltage to the gate of the transistor using the voltage level of the first power supply until the voltage level of the first power supply falls below the voltage level of the second power supply, and

in response to the voltage level of the first power supply falling below the voltage level of the second power supply, coupling a voltage to the gate of the transistor using the voltage level of the second power supply.

16. A method for selectively coupling one of a primary power supply and a backup power supply to an output for operating a circuit, the method comprising:

comparing a level of the primary power supply to a predetermined backup-mode threshold voltage and to the backup power supply, and in response,

selectively coupling the primary and backup supplies to the output as a function of a voltage level of the primary and backup power supplies and a predetermined backup-mode threshold voltage, by

supplying a voltage input to the primary and backup switches for controlling the switches in on and off states, and

selectively supplying a high voltage input, using the higher of the primary and backup power supply voltages, to facilitate the control of the primary and backup switches and mitigate parasitic shorting between the power supplies.

Assignments (13)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 13, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 048328/0964 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2017
From: NEXPERIA B.V.
To: NXP B.V.
Reel/Frame 041002/0426 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 8, 2016
From: NXP B.V.
To: NEXPERIA B.V.
Reel/Frame 039610/0734 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 28, 2010
From: RIEDEL, FRIEDBERT; GENNA, GIOVANNI
To: NXP, B.V.
Reel/Frame 024453/0797 →
Continuity (2)
Provisional Application 60991386 · Nov 30, 2007
Related Publication 20100301673A1 · Dec 2, 2010