IP Library Granted Patent US 7,949,990
Granted Patent B2
US 7,949,990 · App. 12/754,850 · Granted May 24, 2011

Parallel electronic design automation: shared simultaneous editing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,949,990
App. No.
12/754,850
Granted
May 24, 2011
Kind
B2
Abstract

A method to simultaneously allow multiple users to edit in shared areas of a master design includes displaying the master design, allowing a first user to edit in a shared area of the design, while simultaneously allowing a second user to edit in a shared area of the design while preserving the integrity of the design.

Claims (18)

1. A method comprising

maintaining a master printed circuit board design on a server computer;

displaying at least a portion of the master printed circuit board design to a user on a client computer;

receiving an edit command to edit the master printed circuit board design at the client computer;

executing the edit command on the client computer to produce an edit for the master printed circuit board design;

providing the edit to the server computer to implement in the master printed circuit board design;

determining if the edit will create an error in the master printed circuit board design; and

if it is determined that the edit will not create an error in the master printed circuit board design, then making the edit to the master circuit design.

2. A method comprising

maintaining a master circuit design on a server computer;

displaying at least a portion of the master circuit design to a user on a client computer;

receiving an edit command to edit the master circuit design at the client computer;

determining at the client computer if the edit will create an error in the master circuit design; and

determining at the server computer if the edit will create an error in the master circuit design.

3. The method recited in claim 2 , further comprising:

if it is determined at the client computer that the edit will not create an error in the master circuit design; and

if it is determined at the server computer that the edit will not create an error in the master circuit design;

then making the edit to the master circuit design.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Jun 29, 2021
From: MENTOR GRAPHICS CORPORATION; SIEMENS INDUSTRY SOFTWARE INC.
To: SIEMENS INDUSTRY SOFTWARE INC.
Reel/Frame 056702/0712 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2011
From: PFEIL, CHARLES; SMITH, EDWIN FRANKLIN; PETUNIN, VLADIMIR; POTTS, HENRY; NATARAJAN, VENKAT
To: MENTOR GRAPHICS CORPORATION
Reel/Frame 026040/0868 →