IP Library Granted Patent US 8,054,128
Granted Patent B2
US 8,054,128 · App. 12/795,451 · Granted Nov 8, 2011

Current control mechanism for low voltage applications

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,054,128
App. No.
12/795,451
Granted
Nov 8, 2011
Kind
B2
Abstract

A current control mechanism for use in low power consumption circuits with limited headroom includes a differential transistor pair from whose collectors a current output is taken. The current output is a function of a reference voltage provided at bases of a reference transistor pair having emitters that are coupled to the bases of the differential pair. The reference voltage is controlled by a pair of control transistors that control current through a load. A pair of tracking transistors can be provided to track supply voltage. A single-ended topology can also be implemented.

Claims (8)

1. A current control circuit for a broadband amplifier, the circuit comprising:

an output transistor for supplying an output current at an output node coupled to the emitter of the transistor;

a reference transistor having a reference node at a base thereof, the reference transistor being coupled between a voltage supply and a base of the output transistor;

a current source configured to supply current through the reference node; and

a control transistor configured to control a voltage of the reference node by controlling current through a load that is coupled to the reference node.

2. The circuit of claim 1 , further comprising a tracking transistor coupled to the reference node, the tracking transistor varying current through the reference node based on variations in voltage from the voltage supply.

3. The circuit of claim 1 , wherein at least one of the transistors is an InGaP device.

4. The circuit of claim 1 , wherein the current source is a current mirror coupled to the reference node.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Mar 29, 2019
From: JPMORGAN CHASE BANK, N.A.
To: INTEGRATED DEVICE TECHNOLOGY, INC.; GIGPEAK, INC.; CHIPX, INCORPORATED; ENDWAVE CORPORATION; MAGNUM SEMICONDUCTOR, INC.
Reel/Frame 048746/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2017
From: GIGPEAK, INC.
To: INTEGRATED DEVICE TECHNOLOGY, INC.
Reel/Frame 043207/0576 →
SECURITY AGREEMENT Recorded Apr 5, 2017
From: INTEGRATED DEVICE TECHNOLOGY, INC.; GIGPEAK, INC.; MAGNUM SEMICONDUCTOR, INC.; ENDWAVE CORPORATION; CHIPX, INCORPORATED
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042166/0431 →
RELEASE OF SECURITY INTEREST Recorded Apr 5, 2017
From: SILICON VALLEY BANK
To: GIGPEAK, INC.
Reel/Frame 041856/0100 →
CHANGE OF NAME Recorded Feb 9, 2017
From: GIGOPTIX, INC.
To: GIGPEAK, INC.
Reel/Frame 041217/0342 →
AMENDED AND RESTATED INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Apr 6, 2016
From: GIGOPTIX, INC.
To: SILICON VALLEY BANK
Reel/Frame 038369/0552 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 16, 2011
From: MANAN, VIKAS
To: GIGOPTIX, INC.
Reel/Frame 025969/0511 →