IP Library Granted Patent US 8,039,312
Granted Patent B1
US 8,039,312 · App. 12/847,465 · Granted Oct 18, 2011

Method for forming a capped micro-electro-mechanical system (MEMS) device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,039,312
App. No.
12/847,465
Granted
Oct 18, 2011
Kind
B1
Abstract

A capped micro-electro-mechanical systems (MEMS) device is formed using a device wafer and a cap wafer. The MEMS device is located on a frontside of the device wafer. A frontside of a cap wafer is attached to the frontside of the device wafer. A first stressor layer having a tensile stress is applied to a backside of the cap wafer after attaching the frontside of the cap wafer to the frontside of the device wafer. The first stressor layer and the cap wafer are patterned to form an opening through the first stressor layer and the cap wafer after applying the first stressor layer. A conductive layer is applied to the backside of the cap wafer, including through the opening to the frontside of the device wafer.

Claims (44)

1. A method of making a capped micro-electro-mechanical systems device, comprise:

forming a MEMS device using a device wafer, wherein the MEMS device is located on a frontside of the device wafer;

attaching a frontside of a cap wafer to the frontside of the device wafer;

applying a first stressor layer having a tensile stress to a backside of the cap wafer after attaching the frontside of the cap wafer to the frontside of the device wafer;

patterning the first stressor layer and the cap wafer to form an opening through the first stressor layer and the cap wafer after applying the first stressor layer; and

applying a conductive layer to the backside of the cap wafer, including through the opening to the frontside of the device wafer.

2. The method of claim 1 , further comprising:

applying a second stressor layer having a compressive stress to the frontside of the cap wafer prior to the step of attaching.

3. The method of claim 2 , further comprising performing chemical mechanical polishing to the backside of the cap wafer prior after the step of attaching and before the step of applying the first stressor layer.

4. The method of claim 3 , wherein the step of applying the first stressor layer comprises depositing a first layer of aluminum.

5. The method of claim 4 , wherein the step of applying the second stressor layer comprises depositing a layer of nitride.

6. The method of claim 5 , further comprising performing chemical mechanical polishing to the backside of the device wafer after the step of attaching.

7. The method of claim 6 , wherein the step of applying a conductive layer comprises depositing a second layer of aluminum.

8. The method of claim 7 , wherein the step of attaching comprises:

applying frit to the frontside of the cap wafer;

curing the frit; and

contacting the frontside of the device wafer to the frit.

9. The method of claim 1 , wherein the step of applying the first stressor layer comprises depositing a first layer of aluminum.

10. The method of claim 9 , wherein the step of applying a conductive layer comprises depositing a second layer of aluminum.

11. The method of claim 10 , further comprising:

forming a bond pad opening in the cap wafer to expose a plurality of bond pads of the MEMS device.

12. A method of forming a packaged micro-electro-mechanical systems (MEMS) device, wherein the MEMS device is located on a frontside of a device wafer, comprising:

forming a nitride layer having compressive stress on a frontside of a cap wafer;

attaching the frontside of the cap wafer to the frontside of the device wafer;

forming a first aluminum layer having tensile stress on the backside of the cap wafer;

patterning the first aluminum layer and the cap wafer to form an opening through the cap wafer; and

applying a conductive layer to the backside of the cap wafer, including through the opening to the frontside of the device wafer.

13. The method of claim 12 , further comprising performing chemical mechanical polishing on the backside of the cap wafer after the step of attaching and before the step of forming the first aluminum layer.

14. The method of claim 13 , further comprising performing chemical mechanical polishing on the backside of the device wafer after the step of attaching.

15. The method of claim 12 , wherein the step of applying the conductive layer comprises depositing a second aluminum layer and is further characterized as contacting a ground contact on the device wafer.

16. The method of claim 12 , wherein the step of attaching comprises:

applying frit in a pattern to the frontside of the cap wafer;

curing the frit; and

contacting the frontside of the device wafer to the frontside of the cap wafer.

17. A method of packaging a micro-electro-mechanical systems (MEMS) device, comprising:

forming the MEMS device on a frontside of a device wafer;

attaching a frontside of a cap wafer to the frontside of the device wafer;

performing chemical mechanical polishing on the backside of the cap wafer;

depositing a first layer of aluminum on the backside of the cap wafer, the first layer of aluminum having tensile stress;

forming an opening in the first layer of aluminum and the cap wafer; and

depositing a conductive layer on the first layer of aluminum and through the opening to contact the frontside of the device wafer.

18. The method of claim 17 , further comprising performing chemical mechanical polishing on a backside of the device wafer after the step of attaching.

19. The method of claim 18 , further comprising depositing nitride having compressive stress on the frontside of the cap wafer prior to the step of attaching.

20. The method of claim 19 , wherein the step of depositing a conductive layer comprises depositing a second layer of aluminum.

Assignments (14)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NORTH STAR INNOVATIONS INC.
Reel/Frame 037694/0264 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0285 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0334 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0387 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →