IP Library Granted Patent US 8,074,153
Granted Patent B2
US 8,074,153 · App. 12/854,583 · Granted Dec 6, 2011

Error correction devices and correction methods

Assignee: Mediatek Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,074,153
App. No.
12/854,583
Granted
Dec 6, 2011
Kind
B2
Abstract

An error correction device is provided. When an error of an incorrect data group stored in a memory is detected, a memory controller of the error correction device executes a burst read, burst write or burst read-modify-write (RMW) operations to the memory instead of the conventional single read-modify-write (RMW) operation, thereby reducing the occupied bandwidth of the memory.

Claims (43)

1. An error correction device for modifying an incorrect data group among a plurality of data sets stored in a first memory, comprising:

a memory controller executing a burst read operation to the first memory to output the incorrect data group; and

a computing unit receiving an error sequence and the incorrect data group and performing a logic operation for the error sequence and the incorrect data group to obtain a modified data group,

wherein the modified data group is stored in a second memory.

2. The error correction device as claimed in claim 1 , wherein the memory controller executes a write operation to control the first memory to receive and store the modified data group from the second memory.

3. The error correction device as claimed in claim 2 , wherein the first memory and the second memory are the same memory.

4. The error correction device as claimed in claim 1 further comprising an error correction engine receiving a plurality of error correction codes and determining the error sequence according to the error correction codes.

5. An error correction device for modifying an incorrect data group among a plurality of data sets stored in a first memory, comprising:

a computing unit receiving an error sequence and the incorrect data group and performing a logic operation for the error sequence and the incorrect data group to obtain a modified data group; and

a memory controller executing a burst write operation to control the first memory to receive the modified data group wherein the modified data group is stored in a second memory.

6. The error correction device as claimed in claim 5 , wherein the modified data group is stored in a second memory, and the memory controller executes the burst write operation to control the first memory to receive the modified data group form the second memory.

7. The error correction device as claimed in claim 6 , wherein the first memory and the second memory are the same memory.

8. The error correction device as claimed in claim 5 further comprising an error correction engine receiving a plurality of error correction codes and determining the error sequence according to the error correction codes.

9. An error correction device for modifying n data sets stored in a memory, comprising:

a memory controller executing a burst read-modify-write (RMW) operation to the memory for modifying the n data sets in n predetermined periods; and

a computing unit;

wherein when the memory controller executes the burst RMW operation to the memory, in the i-th predetermined period among the n predetermined periods, the computing unit receives the i-th data set, performs a logic operation for the i-th data set and an i-th error value to obtain the i-th modified data set, and outputs the i-th modified data set to the memory, 1≦i≦n wherein the n modified data sets are stored in a second memory.

10. The error correction device as claimed in claim 9 further comprising an error correction engine receiving a plurality of error correction codes and determining n error values according to the error correction codes, wherein the n error values comprises the i-th error value.

11. The error correction device as claimed in claim 9 , wherein the memory controller only sends one pre-charge command, one active command, n read commands and n write commands for the n data sets.

12. A method for modifying an incorrect data group among a plurality of data sets stored in a first memory, comprising:

executing a burst read operation to the first memory to control the first memory to output the incorrect data group;

performing a logic operation for an error sequence and the incorrect data group to obtain a modified data group; and

storing the modified data group in a second memory.

13. The method as claimed in claim 12 further comprising executing a write operation to control the first memory to receive and store the modified data group from the second memory.

14. The method as claimed in claim 13 , wherein the first memory and the second memory are the same memory.

15. The method as claimed in claim 12 further comprising:

receiving a plurality of error correction codes; and

determining the error sequence according to the error correction codes.

16. A method for modifying an incorrect data group among a plurality of data sets stored in a first memory, comprising:

performing a logic operation for an error sequence and the incorrect data group to obtain a modified data group; and

executing a burst write operation to control the first memory to store the modified data group wherein the modified data group is stored in a second memory.

17. The method as claimed in claim 16 further comprising storing the modified data group in a second memory, wherein the step of executing the burst write operation comprises executing the burst write operation to control the first memory to receive the modified data group from the second memory.

18. The method as claimed in claim 17 , wherein the first memory and the second memory are the same memory.

19. The method as claimed in claim 16 further comprising:

receiving a plurality of error correction codes; and

determining the error sequence according to the error correction codes.

20. A method for modifying n data sets stored in a memory, comprising:

executing a burst read-modify-write (RMW) operation to the memory to output the n data sets in n predetermined periods; and

performing a logic operation for the i-th data set and an i-th error value to obtain the i-th modified data set and storing the i-th modified data set to the memory in the i-th predetermined period among the n predetermined periods, wherein 1≦i≦n wherein the n modified data sets are stored in a second memory.

21. The method as claimed in claim 20 further comprising:

receiving a plurality of error correction codes; and

determining n error values according to the error correction codes;

wherein the n error values comprises the i-th error value.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2019
From: MEDIATEK INC.
To: DAOLING TECHNOLOGIES INC.
Reel/Frame 050400/0733 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 11, 2010
From: HSUEH, CHING-WEN; LIN, LI-LIEN
To: MEDIATEK INC.
Reel/Frame 024824/0754 →
Continuity (2)
Continuation In Part 11299537 · Dec 12, 2005
Related Publication 20100306623A1 · Dec 2, 2010