IP Library Granted Patent US 8,270,397
Granted Patent B2
US 8,270,397 · App. 12/886,463 · Granted Sep 18, 2012

Fibre channel switching fabric port control

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,270,397
App. No.
12/886,463
Granted
Sep 18, 2012
Kind
B2
Abstract

The Fibre Channel standard was created by the American National Standard for Information Systems (ANSI) X3T11 task group to define a serial I/O channel for interconnecting a number of heterogeneous peripheral devices to computer systems as well as interconnecting the computer systems themselves through optical fiber and copper media at gigabit speeds (i.e., one billion bits per second). Multiple protocols such as SCSI (Small Computer Serial Interface), IP (Internet Protocol), HIPPI, ATM (Asynchronous Transfer Mode) among others can concurrently utilize the same media when mapped over Fibre Channel. A Fibre Channel Fabric is an entity which transmits Fibre Channel frames between connected Node Ports. The Fibre Channel fabric routes the frames based on the destination address as well as other information embedded in the Fibre Channel frame header. Node Ports are attached to the Fibre Channel Fabric through links.

Claims (26)

1. An apparatus comprising:

a switch core,

a plurality of Fibre Channel ports,

each Fibre Channel port comprises port control logic situated between the Fibre Channel link and the said switch core,

route determination logic coupled to said switch core and said Fibre Channel port control logic,

the route determination logic comprising a state machine, configured to analyze a link speed of each of the plurality of Fibre Channel ports, wherein the state machine has a plurality of modes of operation including:

a first mode of operation in which the state machine is idle and monitors for signals,

a second mode of operation, responsive to detecting a signal indicating a route request was generated from one or more port control logic modules,

a third mode of operation, responsive to decoding the results of a route determination logic block, and

a fourth mode of operation, invoked based on the link speeds of the Fibre Channel ports, responsive to the signal to create a route, asserts signals to build a route response back to the port control logic, one of the signals capable of indicating to the port control to wait until the entire frame is received.

2. The apparatus in claim I wherein the state machine also comprises another mode of operation, responsive to decoding the results of a route determination logic block to assert a signal to build a discard received frame route response to the port control logic.

3. An apparatus for modifying and transmitting Fibre Channel frames between a Fibre Channel port and an Ethernet port comprising:

a switch core,

a plurality of Fibre Channel ports, each comprising

a Fibre Channel link, and

port control logic situated between the Fibre Channel link and the switch core, at least one Ethernet port coupled with the switch core,

route determination logic coupled to said switch core and said Fibre Channel port control logic,

the route determination logic comprising a state machine, the state machine configured to analyze the link speeds of the plurality of Fibre Channel ports,

wherein the state machine has a plurality of modes of operation including:

a first mode of operation in which the state machine is idle and monitors for signals,

a second mode of operation, responsive to detecting a signal indicating a route request was generated from one or more port control logic modules,

a third mode of operation, responsive to decoding the results of a route determination logic block, and

a fourth mode of operation, invoked based on an analysis of the link speeds of the Fibre Channel ports, responsive to a signal to create a route, asserts signals to build a route response back to the port control logic, one of the signals capable of indicating to the port control to wait until the entire frame is received.

4. The apparatus of claim 3 , wherein there is a bridge module coupled between the switch core and the at least one Ethernet ports.

5. The apparatus in claim 4 , wherein Fibre Channel frames are modified in the bridge module and transmitted out at least one Ethernet ports.

6. The apparatus of claim 3 , Wherein the switch core has a fixed width.

Assignments (5)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2015
From: EMULEX CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 036942/0213 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 17, 2014
From: EMULEX DESIGN AND MANUFACTURING CORPORATION
To: EMULEX CORPORATION
Reel/Frame 032087/0842 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 13, 2011
From: BERMAN, STUART B.
To: EMULEX DESIGN & MANUFACTURING CORPORATION
Reel/Frame 026434/0428 →