IP Library Granted Patent US 8,026,524
Granted Patent B2
US 8,026,524 · App. 12/888,360 · Granted Sep 27, 2011

LEDs with low optical loss electrode structures

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,026,524
App. No.
12/888,360
Granted
Sep 27, 2011
Kind
B2
Abstract

Semiconductor devices in which one or more LEDs are formed include a dielectric region formed on a n/p region of the semiconductor, and that a metallic electrode can be formed on (at least partially on) the region of dielectric material. A transparent layer of a material such as Indium Tin Oxide can be used to make ohmic contact between the semiconductor and the metallic electrode, as the metallic electrode is separated from physical contact with the semiconductor by one or more of the dielectric material and the transparent ohmic contact layer (e.g., ITO layer). The dielectric material can enhance total internal reflection of light and reduce an amount of light that is absorbed by the metallic electrode.

Claims (19)

1. A light emitting diode chip, comprising:

a semiconductor material capable of emitting light from a planar surface responsive to application of a potential across a first metallic wire bonding pad structure disposed on the planar surface and ohmicly coupled with an p-doped region of the semiconductor material, and a second metallic wire bonding pad structure ohmicly coupled with a n-doped region of the semiconductor material, and

wherein at least the first metallic bonding pad structure is ohmicly coupled with the p-doped region of the semiconductor material by a current spreading layer disposed on the planar surface that contacts both the first metallic bonding pad structure and the p-doped region of the semiconductor material, and wherein the first metallic bonding pad structure is separated physically from the semiconductor material by a non-perforated layer of dielectric material disposed on the p-doped region of the semiconductor material.

2. The light emitting diode chip of claim 1 , wherein the first metallic wire bonding pad structure comprises a reflective layer facing the layer of dielectric material and the semiconductor material.

3. The light emitting diode chip of claim 1 , wherein the layer of dielectric material is formed to have a thickness of at least one half of a wavelength of light emitted by the semiconductor material.

4. The light emitting diode chip of claim 1 , wherein the layer of dielectric material is formed to have a thickness of at least one wavelength of light emitted by the semiconductor material.

5. The light emitting diode chip of claim 1 , wherein the layer of dielectric material is formed to have a thickness of at least one and a half wavelengths of light emitted by the semiconductor material.

6. The light emitting diode chip of claim 1 , wherein the layer of dielectric material is formed to have a thickness of at least one and three quarter wavelengths of light emitted by the semiconductor material.

7. The light emitting diode chip of claim 1 , wherein the semiconductor material is supported by a transparent non-conductive substrate, and further comprising a cutout portion of the semiconductor material exposing a surface of the n-doped region, wherein the second metallic wire bonding pad structure ohmicly couples with the exposed surface of the n-doped region, and extends to the p-doped region, where the second metallic wire bonding pad structure is separated physically from the n-doped region by a second layer of dielectric material.

8. The light emitting diode chip of claim 7 , wherein the substrate comprises sapphire.

9. A light emitting diode chip, comprising:

a semiconductor material in which is formed a diode junction, the diode junction capable of emitting light from a planar surface of the semiconductor material, responsive to application of a potential across a first metallic bond pad structure and a second metallic bond pad structure, wherein

one or more of the first metallic bond pad structure and the second metallic bond pad structure is separated from the semiconductor material by an optically transmissive non-perforated region of insulating material having an index of refraction greater than or equal to one and less than that of the semiconductor material and is supported from the planar surface, and

electrical continuity between one or more of the first metallic bond pad structure and the second metallic bond pad structure is provided by one or more optically transmissive conducting layers in ohmic contact with both the semiconductor material and respectively one or more of the first metallic bond pad structure and the second metallic bond pad structure.

10. The light emitting diode chip of claim 9 , wherein the optically transmissive insulating material comprises porous silicon dioxide, and has a lower index of refraction than non-porous silicon dioxide.

11. The light emitting diode chip of claim 9 , wherein the optically transmissive insulating material has a thickness of at least one half of a wavelength of light emitted by the LED device.

12. The light emitting diode chip of claim 9 , wherein the insulating material has a thickness of about between ½ and 1¾ wavelengths of light emitted by the LED device in the optically transmissive insulating material.

13. The light emitting diode chip of claim 9 , wherein the first metallic bond pad structure and the second metallic bond pad structure respectively comprise a layer of Rhenium disposed between the optically transmissive insulating material and a metallic bonding region comprising Au.

14. The light emitting diode chip of claim 9 , wherein the optically transmissive dielectric material comprises porous Indium Tin Oxide.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 10, 2015
From: SHUM, FRANK T.; SO, WILLIAM W.; LESTER, STEVEN D.
To: BRIDGELUX, INC.
Reel/Frame 035815/0417 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL RECORDED AT REEL/FRAME 029281/0844 ON NOVEMBER 12, 2012 Recorded Nov 4, 2013
From: WELLS FARGO BANK, NATIONAL ASSOCIATION (SUCCESSOR BY ASSIGNMENT FROM WHITE OAK GLOBAL ADVISORS, LLC, AS COLLATERAL AGENT)
To: BRIDGELUX, INC.
Reel/Frame 031560/0102 →
SECURITY AGREEMENT Recorded Nov 12, 2012
From: BRIDGELUX, INC.
To: WHITE OAK GLOBAL ADVISORS, LLC, AS COLLATERAL AGENT
Reel/Frame 029281/0844 →