IP Library Patent Application 12904704
Patent Application
App. No. 12/904,704

Power Management Methodology

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
12/904,704
Abstract

A power management system for regulating supply voltage in at least two selectable power modes with low power, minimal leakage current and quicker startup times is disclosed. The power management system includes at least two regulators having regulator inputs and regulator outputs. The regulator inputs are respectively coupled to at least two voltage domains, wherein the voltage domains have different load traits and/or requirements. The power management system also includes at least one switch disposed between the regulator outputs so as to selectively interconnect the regulator outputs based on the selected power mode.

Claims (32)

1 . A power management system for regulating supply signals to at least first and second domains of load, wherein each domain is distinguishable by distinct load traits or requirements, comprising:

a first regulator having a first input and a first output, the first output being configured to supply a first regulated signal to the first domain;

a second regulator having a second input and a second output, the second output being configured to supply a second regulated signal to the second domain; and

a switch disposed between the first and second outputs and configured to selectively interconnect the first and second outputs.

2 . The system of claim 1 further comprising a decoupler coupled to the second output.

3 . The system of claim 1 , wherein the first regulator is configured to regulate relatively high drive current.

4 . The system of claim 1 , wherein at least one of the first and second regulators includes an adaptively biased regulator.

5 . The system of claim 4 , wherein a bias current of the first regulator is configured to be a percentage of the first output current.

6 . The system of claim 1 , wherein the second regulator is configured to regulate one or more low power domains.

7 . The system of claim 1 , wherein the second regulator includes a low power biased regulator.

8 . The system of claim 1 , wherein the switch is an ultra low resistance switch.

9 . The system of claim 1 , wherein the switch is a low resistance complementary metal-oxide semiconductor (CMOS) switch.

10 . The system of claim 2 , wherein the decoupler couples at least the second output of the second regulator to one or more storage devices.

11 . The system of claim 1 , wherein the switch is configured to enable the first regulator after a validation signal indicates that the first output has settled and reached a nominal operating voltage.

12 . A method for regulating a voltage in low and high power modes to minimize current consumption and having minimal leakage current and faster switching between the low and high power modes, comprising the steps of:

enabling a high drive regulator during a first startup and charge period of the high power mode;

enabling the high drive regulator during the high power mode;

enabling a low drive regulator during the low power mode;

retaining a charge at a storage device for a duration of the low power mode; and

re-enabling the high drive regulator for subsequent high power modes.

13 . The method of claim 12 , wherein each subsequent startup period is substantially shorter in duration than the first startup period.

14 . The method of claim 12 , wherein the storage device includes at least one substantially large capacitor.

15 . The method of claim 12 , wherein the step of enabling the high drive regulator occurs after a validation signal indicates that an output of the high drive regulator has settled and reached a nominal operating voltage.

16 . The method of claim 12 , wherein the storage device is selectively coupled to an output of the high drive regulator using a low resistance switch.

17 . The method of claim 16 , wherein the low resistance switch is a complementary metal-oxide semiconductor (CMOS) switch.

18 . A power management system for regulating supply voltage in at least two selectable power modes with minimal current consumption, minimal leakage current and quicker startup times, comprising:

at least two regulators having regulator outputs, the regulator outputs being respectively coupled to at least two voltage domains, the voltage domains having different load characteristics, traits and/or requirements; and

at least one switch disposed between the regulator outputs so as to selectively interconnect the regulator outputs based on the selected power mode.

19 . The system of claim 18 further comprising one or more decouplers in connection with the at least one switch so as to couple one or more outputs of the regulators to a storage device.

20 . The system of claim 18 , wherein at least one of the regulators is configured to regulate relatively high drive current.

21 . The system of claim 18 , wherein at least one of the regulators is configured to regulate relatively low drive current.

22 . The system of claim 18 , wherein the switch is an ultra low resistance switch.

Assignments (2)
CHANGE OF NAME Recorded Dec 11, 2013
From: ENERGY MICRO AS
To: SILICON LABORATORIES NORWAY AS
Reel/Frame 031757/0459 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2010
From: FAEREVAAG, ERIK FOSSUM
To: ENERGY MICRO AS
Reel/Frame 025141/0176 →